$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Method and apparatus for dynamically placing portions of a memory in a reduced power consumption state

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G11C-007/00   
미국특허분류(USC) 365/226 ; 365/227
출원번호 US-0285998 (1999-04-01)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman LLP
인용정보 피인용 횟수 : 72  인용 특허 : 9
초록

An apparatus and method for dynamically placing portions of a memory in a reduced power consumption state. Requests to access a memory that includes a plurality of rows of memory components are received. One or more of the plurality of rows of memory components are placed in a reduced power consumption state based on the requests while one or more other rows of the plurality of rows are accessed.

대표
청구항

[ What is claimed is:] [1.] A method for reducing the power-consumption of a system memory comprising a plurality of units of memory components that may independently one from another be placed in a reduced power-consumption state, wherein:a separate clock enable signal is provided to each of said plurality of units of memory components;respective idle or active states of each of said memory components are tracked based on requests by a requesting agent to access the respective memory components;the power-consumption of units of memory components is redu...

이 특허를 인용한 특허 피인용횟수: 72

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Woodbridge,Nancy G.; Bibikar,Vasu J.. Anticipatory power control of memory. USP2007017165165.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. Branover, Alexander; Steinman, Maurice B.. Cache flush based on idle prediction and probe activity level. USP2015049021209.
  18. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  19. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  20. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  21. Kareenhalli,Suryaprasad; Bogin,Zohar B.; Loonawat,Gautam. Cycle type based throttling. USP2006077080217.
  22. Yajima, Shinji; Fueki, Shunsuke; Nakajima, Masao. Data processing apparatus and card-sized data processing device. USP2005116970690.
  23. Yoshida, Toyohiko; Yamada, Akira; Sato, Hisakazu. Data processing apparatus of high speed process using memory of low speed and low power consumption. USP2010047694109.
  24. Worthington, Bruce L.; Sharda, Vishal; Zhang, Qi; Kavalanekar, Swaroop. Dynamic memory allocation and relocation to create low power regions. USP2016019235500.
  25. Worthington, Bruce L.; Sharda, Vishal; Zhang, Qi; Kavalanekar, Swaroop. Dynamic memory allocation and relocation to create low power regions. USP2017099760300.
  26. Riesenman, Robert J.; Dodd, James M.. Early power-down digital memory device and method. USP2004086781911.
  27. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  28. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  29. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  30. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  31. Samson, Eric C.; Navale, Aditya; Puffer, David M.. Filter based throttling. USP2005036871119.
  32. Kocev, Andrej; Branover, Alexander. Function based dynamic power control. USP2013058438416.
  33. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  38. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  39. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  40. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  41. Chen,Sho Mo; Ye,Fei; Yang,Feng. Low power memory sub-system architecture. USP2007047209404.
  42. Balakrishnan, Kedarnath; Brandl, Kevin M.; Magro, James R.. Low power memory throttling. USP20190210198216.
  43. Jeddeloh, Joe M.. Memory device power managers and methods. USP2015089105323.
  44. Jeddeloh, Joe M.. Memory device power managers and methods. USP2017029583157.
  45. Gooding,Thomas Michael. Memory management to enable memory deep power down mode in general computing systems. USP2007097272734.
  46. Woodbridge, Nancy G.. Memory reuse for multiple endpoints in USB device. USP201504RE45457.
  47. Woodbridge, Nancy G.. Memory reuse for multiple endpoints in USB device. USP2009107606951.
  48. Ma, Kenneth. Method and apparatus for adaptive power management of memory subsystem. USP2013018365001.
  49. Ma,Kenneth. Method and apparatus for adaptive power management of memory subsystem. USP2006047028200.
  50. Ma,Kenneth. Method and apparatus for adaptive power management of memory subsystem. USP2009037506192.
  51. Kaxiras,Stefanos; Diodato,Philip W.; McLellan, Jr.,Hubert Rae; Narlikar,Girija. Method and apparatus for reducing leakage power in a cache memory by using a timer control signal that removes power to associated cache lines. USP2006016983388.
  52. Hu,Zhigang; Kaxiras,Stefanos; Martonosi,Margaret. Method and apparatus for reducing leakage power in a cache memory using adaptive time-based decay. USP2008127472302.
  53. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  54. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  55. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  56. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  57. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  58. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  59. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  60. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  61. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  62. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  63. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  64. Takashima,Satoshi; Nishida,Hideshi; Kimura,Kozo; Kiyohara,Tokuzo. Microprocessor. USP2006037020787.
  65. Branover, Alexander; Steinman, Maurice B.; So, Ming L.; Zheng, Xiao Gang. North-bridge to south-bridge protocol for placing processor in low power state. USP2013108566628.
  66. David J. Harriman ; David I. Poisner ; Jeff Rabe. Power management method for a computer system having a hub interface architecture. USP2002116480965.
  67. Bonanno, James J.; Cadigan, Jr., Michael J.; Collura, Adam B.; Lipetz, Daniel; Meaney, Patrick J.; Walters, Craig R.. Predictive scheduler for memory rank switching. USP20190110175893.
  68. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  69. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  70. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  71. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  72. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.