$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Bar code reader with an integrated scanning component module mountable on printed circuit board 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06K-007/10
출원번호 US-0045427 (1998-03-20)
발명자 / 주소
  • Dvorkis Paul
  • Barkan Edward
  • Shepard Howard
  • Giordano Joseph
  • Gofman Yuri
  • Doran Robert
  • Barile John
  • Grosfeld Henry
  • Korenshtein Avi
  • Cordes Kevin
  • Chernin Ophir
  • Maiman Mitch
  • Wallace P
출원인 / 주소
  • Symbol Technologies, Inc.
대리인 / 주소
    Kirschstein, et al.
인용정보 피인용 횟수 : 157  인용 특허 : 11

초록

A bar code reader has an integrated scanning component module which is mountable on a printed circuit board. In one embodiment, the module may include the digitizer/decoder electronics, enabling the module to be used with a generic PCB. In some embodiments, the module includes a high speed optical s

대표청구항

[ We claim:] [1.] A hand-held electronic device, comprising: a housing having electronic components; and an abuse-detector for determining and permanently visually indicating when said electronic components have been exposed to mechanical shock above a predetermined design limit.

이 특허에 인용된 특허 (11)

  1. Shepard, Howard M.; Barkan, Edward D.; Swarz, Jerome, Bar code scanner with RF coupling to base terminal and automatic turn-off upon decode.
  2. Kochis Gary (Union Town OH) Delaplane Neil C. (Copley OH) Rebh William R. (Medina OH) Cisar James M. (Wadsworth OH) Chang Yung-Fu (Medina OH), Display support having cradled damping caps for floating core shock absorption.
  3. Snyder Douglas D. (Bergholz OH) Lipovsky Kevin (West Milton OH), Dual sensitivity shock detector.
  4. Shepard Howard M. (Great River NY) Barkan Edward D. (South Setauket NY) Swartz Jerome (Stonybrook NY), Hand held bar code scanner with automatic scanner deenergization.
  5. Canada Ronald G. (Knoxville TN) Simpson Danny (Knoxville TN) Czyzewski Zbigniew (Knoxville TN) Nelson Thomas E. (Knoxville TN), Hand held data collector and analyzer system.
  6. Canada Ronald G. ; Simpson Danny ; Czyzewski Zbigniew ; Nelson Thomas E., Hand held data collector and analyzer system.
  7. Burke Randal A. (Sugar Hill GA), Liquid crystal device with an isotropic shock mounting and gasket.
  8. Adams Richard J. (Rockton IL) Baum Scott A. (Rockton IL) Roisum David R. (Neenah WI) Oliver William K. (Rockton IL), Method and apparatus for quantitatively evaluating roll hardness.
  9. Yoshioka You (Kanagawa-ken JPX), Optical disc reproducing apparatus with mechanical shock detection.
  10. Danielson Arvin D. (Solon IA) Schultz Darald R. (Cedar Rapids IA) Silva Dennis (San Jose CA) Boatwright Darrell L. (Cedar Rapids IA) Austin Rickey G. (Lisbon IA) Alt Daniel E. (Cedar Rapids IA), Portable work station and data collection terminal including switchable multi purpose touch screen display.
  11. Danielson Arvin D. ; Schultz Darald R. ; Silva Dennis ; Boatwright Darrell L. ; Austin Rickey G. ; Alt Daniel E., Portable work station and data collection terminal including switchable multi purpose touch screen display.

이 특허를 인용한 특허 (157)

  1. Larson, Douglas A.; Cronin, Jeffrey J, Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  2. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  3. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  4. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  5. Jeddeloh, Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
  6. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
  7. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
  8. Radke,William; Peterson,James R., Apparatus and method for distributed memory control in a graphics processing system.
  9. Lee, Joo-Hoon; Oh, Sang-Hyeok, Apparatus and method for processing input on touch screen.
  10. Caballero, Aldo M.; French, Daniel Brant; Hinson, Douglas M.; Kosecki, James C.; Mangicaro, David; Reynolds, Scott; Yeakley, Daniel Duane, Apparatus and methods for monitoring one or more portable data terminals.
  11. Caballero, Aldo M.; French, Daniel Brant; Hinson, Douglas M.; Kosecki, James C.; Mangicaro, David; Reynolds, Scott; Yeakley, Daniel Duane, Apparatus and methods for monitoring one or more portable data terminals.
  12. Meyer, James W.; Kanski, Cory, Arbitration system and method for memory responses in a hub-based memory system.
  13. Meyer,James W.; Kanski,Cory, Arbitration system and method for memory responses in a hub-based memory system.
  14. Ah,Hyun Woo, Bar code reader.
  15. Dvorkis, Paul; Barkan, Edward; Shepard, Howard; Giordano, Joseph; Gofman, Yuri; Doran, Robert; Barile, John; Grosfeld, Henry; Korenshtein, Avi; Cordes, Kevin; Chernin, Ophir; Maiman, Mitch; Wallace, , Bar code reader with an integrated scanning component module mountable on printed circuit board.
  16. Jeddeloh, Joseph, Buffer control system and method for a memory system having outstanding read and write request buffers.
  17. Jeddeloh, Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
  18. Jeddeloh,Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
  19. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  20. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  21. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  22. LaBerge, Paul A., Dynamic command and/or address mirroring system and method for memory modules.
  23. LaBerge,Paul A., Dynamic command and/or address mirroring system and method for memory modules.
  24. Jouβen, Mario; Kesten, Jörg; Nunnink, Laurens, Handheld code reader having a motion sensor.
  25. Nunnink, Laurens, Handheld code reader having a motion sensor.
  26. Nunnink, Laurens, Handheld code reader having a motion sensor.
  27. Mistkawi, Joseph G., Handheld data reader.
  28. Tegreene,Clarence T.; Lewis,John R., Image capture device with projected display.
  29. Barkan, Edward; Shepard, Howard, Imaging scanner.
  30. Kogan,Eduard; Giordano,Joseph; Shamkovich,Andrei; Zhang,Heng, Interface for interfacing an imaging engine to an optical code reader.
  31. Barkan, Ed; Shepard, Howard, Low cost bar code reader.
  32. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
  33. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
  34. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
  35. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
  36. Jeddeloh, Joseph M., Memory hub and access method having a sequencer and internal row caching.
  37. Lee, Terry R.; Jeddeloh, Joseph, Memory hub and access method having internal prefetch buffers.
  38. Lee,Terry R.; Jeddeloh,Joseph, Memory hub and access method having internal prefetch buffers.
  39. Lee,Terry R.; Jeddeloh,Joseph M., Memory hub and access method having internal prefetch buffers.
  40. Jeddeloh,Joseph M., Memory hub and access method having internal row caching.
  41. Jeddeloh, Joseph M., Memory hub and method for memory sequencing.
  42. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
  43. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
  44. Jeddeloh, Joseph M., Memory hub and method for memory system performance monitoring.
  45. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
  46. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
  47. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
  48. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
  49. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  50. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  51. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  52. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  53. Jobs,Jeffrey R.; Stenglein,Thomas A., Memory hub architecture having programmable lane widths.
  54. Jeddeloh, Joseph M., Memory hub bypass circuit and method.
  55. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  56. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  57. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  58. Jeddeloh, Joseph M., Memory hub tester interface and method for use thereof.
  59. Jeddeloh,Joseph M., Memory hub tester interface and method for use thereof.
  60. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
  61. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
  62. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
  63. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
  64. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  65. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  66. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  67. Jeddeloh,Joseph M., Memory hub with internal cache and/or memory access prediction.
  68. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
  69. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
  70. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
  71. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  72. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  73. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  74. Jeddeloh, Joseph M.; Lee, Terry R., Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules.
  75. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
  76. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
  77. Jeddeloh, Joseph M.; Lee, Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
  78. Jeddeloh, Joseph M.; Lee, Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
  79. Jeddeloh,Joseph M.; Lee,Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
  80. James, Ralph, Method and system for synchronizing communications links in a hub-based memory system.
  81. James,Ralph, Method and system for synchronizing communications links in a hub-based memory system.
  82. Cronin, Jeffrey J.; Larson, Douglas A., Method and system for terminating write commands in a hub-based memory system.
  83. Cronin,Jeffrey J.; Larson,Douglas A., Method and system for terminating write commands in a hub-based memory system.
  84. Davis, Wayne Ronald; Pande, Manish, Methods and system for motor drive information capture.
  85. Phillips,Robert; Yule,Robert Campbell, Mobile wireless communications device comprising integrated antenna and keyboard and related methods.
  86. Zargari, Navid R., Motor drive with VAR compensation.
  87. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  88. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  89. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  90. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  91. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
  92. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
  93. Fitch, Timothy Robert, Optical reading device.
  94. Massieu,Jean Louis; Ackley,H. Sprague, Optoelectronic device, process and article for acquiring machine-readable symbols, such as bar codes.
  95. Dvorkis, Paul; Barkan, Edward; Grosfeld, Henry; Austin, Timothy; Bhargava, Vikram, Permanent visual shock indicator.
  96. Wong, Shih-Fang; Chuang, Tsung-Jen; Liu, Jian-Lin, Portable device with an automatic power off protection and method for same.
  97. Alegiani, Monica; Piletti, Pierluigi, Portable terminal.
  98. Jeddeloh,Joseph M.; Lee,Terry R., Posted write buffers and methods of posting write requests in memory modules.
  99. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  100. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  101. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  102. Lee,Terry R.; Jeddeloh,Joseph M., Reconfigurable memory module and method.
  103. Vichare, Nikhil M.; Montero, Adolfo Sandor; Tinsley, Edwin Coleman, Safe unattended wake system.
  104. Jenkins, Ian R; Bridge, John; Ovvadias, Nickolas; Schlieffers, Jorg, Scanner.
  105. Alegiani, Monica; Piletti, Pierluigi, Supporting base for a portable terminal.
  106. Lau, Fong Yin; Cheng, Yong Chiap; Liu, Zhiyong, System and method for active printing consistency control and damage protection.
  107. Lau, Fong Yin; Cheng, Yong Chiap; Liu, Zhiyong, System and method for active printing consistency control and damage protection.
  108. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
  109. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
  110. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
  111. Jeddeloh,Joseph M., System and method for arbitration of memory responses in a hub-based memory system.
  112. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
  113. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
  114. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
  115. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
  116. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  117. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  118. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  119. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  120. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  121. Wulff, Thomas; Bellows, David; Cordes, Kevin, System and method for monitoring a mobile computing product/arrangement.
  122. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
  123. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
  124. Jeddeloh, Joseph M., System and method for on-board diagnostics of memory modules.
  125. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
  126. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
  127. Jeddeloh, Joseph M., System and method for on-board timing margin testing of memory modules.
  128. Jeddeloh,Joseph M., System and method for on-board timing margin testing of memory modules.
  129. Taylor,George R., System and method for optically interconnecting memory devices.
  130. Taylor,George R., System and method for optically interconnecting memory devices.
  131. Taylor,George R., System and method for optically interconnecting memory devices.
  132. Taylor,George R., System and method for optically interconnecting memory devices.
  133. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  134. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  135. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  136. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  137. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  138. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  139. Jeddeloh, Joseph M.; LaBerge, Paul, System and method for read synchronization of memory modules.
  140. Jeddeloh, Joseph M.; LaBerge, Paul A., System and method for read synchronization of memory modules.
  141. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
  142. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
  143. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  144. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  145. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  146. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  147. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  148. James,Ralph; Jeddeloh,Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  149. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  150. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  151. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  152. Jeddeloh, Joseph M.; Lee, Terry R., System for controlling memory accesses to memory modules having a memory hub architecture.
  153. Wesolek, Bryan J., Tablet computer.
  154. Wesolek, Bryan J., Tablet computer.
  155. Wesolek, Bryan J., Tablet computer.
  156. Koskondy, Ronald L., USB device insulation sheath and method of insulating a USB device.
  157. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로