$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor packing stack module and method of producing the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
출원번호 US-0604115 (1996-02-20)
우선권정보 JP0036664 (1995-02-24)
발명자 / 주소
  • Senba Naoji,JPX
  • Shimada Yuzo,JPX
  • Utsumi Kazuaki,JPX
  • Tokuno Kenichi,JPX
  • Morizaki Ikushi,JPX
  • Dohya Akihiro,JPX
  • Bonkohara Manabu,JPX
출원인 / 주소
  • NEC Corporation, JPX
대리인 / 주소
    Laff, Whitesel & Saret, Ltd.
인용정보 피인용 횟수 : 129  인용 특허 : 7

초록

In a semiconductor package stack module, an LSI (Large Scale Integrated circuit) is mounted, via fine bumps, on a ceramic carrier substrate or a flexible carrier film on which wiring conductors are formed. After a seal resin has been injected, the chip is thinned by, e.g., grinding. A plurality of s

대표청구항

[ What is claimed is:] [1.] A semiconductor package stack module comprising:a plurality of carriers stacked one upon the other, each of said plurality of carriers having first through holes associated with said carrier;a conductor pattern on at least a front face of said carrier and electrically con

이 특허에 인용된 특허 (7)

  1. Val Christian (St. Remy les Chevreuses FRX), Electric potential distribution device and an electronic component case incorporating such a device.
  2. Kitano Makoto (Tsuchiura JPX) Nishimura Asao (Ushiku JPX) Yaguchi Akihiro (Ibaraki-ken JPX) Yoneda Nae (Ibaraki-ken JPX) Kohno Ryuji (Ibaraki-ken JPX) Tanaka Naotaka (Ibaraki-ken JPX) Kumazawa Tetsuo, Encapsulated semiconductor device package having holes for electrically conductive material.
  3. Tukamoto Takashi (Suwa JPX) Abe Sachiyuki (Suwa JPX) Yabushita Tetsuo (Suwa JPX) Hayashi Yoshimitsu (Suwa JPX), Integrated circuit package for flexible computer system alternative architectures.
  4. Kwon Young S. (Inchon-jikal KRX) Ahn Seung H. (Suwon KRX), J-leaded semiconductor package having a plurality of stacked ball grid array packages.
  5. Cipolla Thomas M. (Katonah NY) Coteus Paul W. (Yorktown Heights NY) Damianakis Ioannis (Montreal NY CAX) Johnson Glen W. (Yorktown Heights NY) Ledermann Peter G. (Peekskill NY) Matthew Linda C. (Peek, Packages for stacked integrated circuit chip cubes.
  6. Carlson Randolph S. (Carson City NV) Chase Charles P. (Carson City NV), Packaging system for stacking integrated circuits.
  7. Sato Yoshiyuki (Atsugi JPX) Kiuchi Kazuhide (Atsugi JPX) Watanabe Junji (Tokyo JPX) Koyabu Kunio (Tokyo JPX) Oohata Masanobu (Atsugi JPX) Aoki Katsuhiko (Tokyo JPX), Three-dimensional packaging of semiconductor device chips.

이 특허를 인용한 특허 (129)

  1. Yang, Ping-Lin; Liu, Sa-Lly; Lin, Chien-Min, 3D IC configuration with contactless communication.
  2. Yang, Ping-Lin; Liu, Sa-Lly; Lin, Chien-Min, 3D IC configuration with contactless communication.
  3. Liang, Chunlin; Mu, Xiao-Chun, Active interposer technology for high performance CMOS packaging application.
  4. Yen,Yao Tung, Adapter board for stacking Ball-Grid-Array (BGA) chips.
  5. Kenji Uchiyama JP, Arrangement of stacked, spherically-shaped semiconductors.
  6. Mantz, Frank, Ball grid array stack.
  7. Oganesian, Vage; Haba, Belgacem; Mitchell, Craig; Mohammed, Ilyas; Savalia, Piyush, Carrier structures for microelectronic elements.
  8. Yamano, Takaharu; Iizuka, Hajime; Sakaguchi, Hideaki; Kobayashi, Toshio; Arai, Tadashi; Kobayashi, Tsuyoshi; Koyama, Tetsuya; Iida, Kiyoaki; Mashima, Tomoaki; Tanaka, Koichi; Kunimoto, Yuji; Yanagisawa, Takashi, Chip embedded substrate and method of producing the same.
  9. Yamano, Takaharu; Iizuka, Hajime; Sakaguchi, Hideaki; Kobayashi, Toshio; Arai, Tadashi; Kobayashi, Tsuyoshi; Koyama, Tetsuya; Iida, Kiyoaki; Mashima, Tomoaki; Tanaka, Koichi; Kunimoto, Yuji; Yanagisawa, Takashi, Chip embedded substrate and method of producing the same.
  10. Yamano, Takaharu; Iizuka, Hajime; Sakaguchi, Hideaki; Kobayashi, Toshio; Arai, Tadashi; Kobayashi, Tsuyoshi; Koyama, Tetsuya; Iida, Kiyoaki; Mashima, Tomoaki; Tanaka, Koichi; Kunimoto, Yuji; Yanagisawa, Takashi, Chip embedded substrate and method of producing the same.
  11. Winderl, Johann, Electronic component with stacked semiconductor chips.
  12. Yamano, Takaharu; Iizuka, Hajime; Sakaguchi, Hideaki; Kobayashi, Toshio; Arai, Tadashi; Kobayashi, Tsuyoshi; Koyama, Tetsuya; Iida, Kiyoaki; Mashima, Tomoaki; Tanaka, Koichi; Kunimoto, Yuji; Yanagisawa, Takashi, Electronic part embedded substrate and method of producing an electronic part embedded substrate.
  13. Yamano, Takaharu; Iizuka, Hajime; Sakaguchi, Hideaki; Kobayashi, Toshio; Arai, Tadashi; Kobayashi, Tsuyoshi; Koyama, Tetsuya; Iida, Kiyoaki; Mashima, Tomoaki; Tanaka, Koichi; Kunimoto, Yuji; Yanagisawa, Takashi, Electronic part embedded substrate and method of producing an electronic part embedded substrate.
  14. Vogt,Pete D., Embedded heat spreader.
  15. Vogt,Pete D., Embedded heat spreader.
  16. Gan, Kah Wee; Huang, Yaohuang; Jin, Yonggang, Embedded wafer level package for 3D and package-on-package applications, and method of manufacture.
  17. Hiroaki Yamaguchi JP; Yasuhito Shimomura JP, Flat-type semiconductor stack.
  18. Goh, Kim-Yong; Luan, Jing-En, Flip-chip fan-out wafer level package for package-on-package applications, and method of manufacture.
  19. Moriyama, Shinji; Yamada, Tomio, Hybrid integrated circuit device and electronic device.
  20. Moriyama, Shinji; Yamada, Tomio, Hybrid integrated circuit device and electronic device.
  21. Moriyama, Shinji; Yamada, Tomio, Hybrid integrated circuit device, and method for fabricating the same, and electronic device.
  22. Kim, Hyun-Ho; Sun, Young-Kyun; Cho, Kyoung-Bok; Hong, Sung-Bok, In-line die attaching and curing apparatus for a multi-chip package.
  23. Kim,Hyun Ho; Sun,Young Kyun; Cho,Kyoung Bok; Hong,Sung Bok, In-line die attaching and curing apparatus for a multi-chip package.
  24. Briar, John; Perez, Roman; Hwee, Tan Kim, Method of assembling a package with an exposed die backside with and without a heatsink for flip-chip.
  25. Tomita,Yoshihiro; Baba,Shinji, Method of fabricating semiconductor device having a chip, reinforcing plate, and sealing material sharing a common rear surface.
  26. Lee, Woong Sun; Chung, Qwan Ho, Method of fabricating semiconductor package.
  27. Chew Weng Leong SG; Chee Kiang Yew SG; Min Yu Chan SG; Pang Hup Ong SG; Jeffrey Tuck Fook Toh SG; Boon Pew Chan SG, Method of fabricating thin integrated circuit units.
  28. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a bumped metal pillar.
  29. Lin,Charles W. C.; Chen,Cheng Chung, Method of making a semiconductor chip assembly with a bumped terminal and a filler.
  30. Lin, Charles W. C.; Chen, Cheng-Chung, Method of making a semiconductor chip assembly with a bumped terminal, a filler and an insulative base.
  31. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a carved bumped terminal.
  32. Wang, Chia-Chung; Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace and a substrate.
  33. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a laterally aligned bumped terminal and filler.
  34. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with a metal containment wall and a solder terminal.
  35. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with a precision-formed metal pillar.
  36. Chiang,Cheng Lien; Lin,Charles W. C., Method of making a semiconductor chip assembly with an embedded metal particle.
  37. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with an interlocked contact terminal.
  38. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  39. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  40. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  41. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  42. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  43. McLellan, Neil Robert; Fan, Chun Ho; Combs, Edward G.; Cheung, Tsang Kwok; Keung, Chow Lap; Labeeb, Sadak Thamby, Method of manufacturing an integrated circuit package.
  44. Yean, Tay Wuu; Ai-Chie, Wang, Methods of forming and assembling pre-encapsulated assemblies and of forming associated semiconductor device packages.
  45. Steele, Daniel W.; Chovan, Joseph L., Micro eletro-mechanical component and system architecture.
  46. Haba, Belgacem; Mitchell, Craig S., Microelectronic assemblies having very fine pitch stacking.
  47. Oganesian, Vage; Haba, Belgacem; Mitchell, Craig; Mohammed, Ilyas; Savalia, Piyush, Microelectronic elements with post-assembly planarization.
  48. Oganesian, Vage; Haba, Belgacem; Mitchell, Craig; Mohammed, Ilyas; Savalia, Piyush, Microelectronic elements with post-assembly planarization.
  49. Oganesian, Vage; Haba, Belgacem; Mitchell, Craig; Mohammed, Ilyas; Savalia, Piyush, Microelectronic elements with post-assembly planarization.
  50. Ogawa,Tsuyoshi; Nishitani,Yuji, Multi-chip circuit module and method for producing the same.
  51. Enomoto, Ryo; Ohmi, Tadahiro; Morimoto, Akihiro, Multilayered circuit substrate with semiconductor device incorporated therein.
  52. Lin, Tsung-Shu; Kuo, Hung-Jui; Wu, Yi-Wen, Package redistribution layer structure and method of forming same.
  53. Baek, Seung Duk; Kang, Sun Won; Park, Sang Wook; Lee, Dong Ho; Lee, Jong Joo, Packaged semiconductor die and manufacturing method thereof.
  54. Epstein, Lewis; Kincaid, Brett; Yoo, Hyun; Stage, Suzanne; Scherrer, Lukas; Cheng, Larry, Personal control apparatus and method for sharing information in a collaborative workspace.
  55. Roeters, Glen E.; Mantz, Frank E., Post in ring interconnect using for 3-D stacking.
  56. Brewer,Peter D.; Case,Michael G.; Hunter,Andrew T.; Matloubian,Mehran; Roth,John A.; Pobanz,Carl W., Process for assembling three-dimensional systems on a chip and structure thus obtained.
  57. Chunlin Liang ; Larry E. Mosley ; Xiao Chun Mu, Process for making active interposer for high performance packaging applications.
  58. Oppermann,Hans Hermann; Zakel,Elke; Azdasht,Ghassem; Kasulke,Paul, Process for the formation of a spatial chip arrangement and spatial chip arrangement.
  59. Roeters, Glen E.; Mantz, Frank E., Retaining ring interconnect used for 3-D stacking.
  60. Murayama, Toshihiro; Kato, Masuo; Tatsuno, Yasufumi, Semiconductor apparatus and method of fabricating semiconductor apparatus.
  61. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with bumped metal pillar.
  62. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with bumped terminal and filler.
  63. Lin, Charles W. C.; Chen, Cheng Chung, Semiconductor chip assembly with bumped terminal, filler and insulative base.
  64. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with carved bumped terminal.
  65. Wang, Chia-Chung; Lin, Charles W. C., Semiconductor chip assembly with chip in substrate cavity.
  66. Chiang,Cheng Lien; Lin,Charles W. C., Semiconductor chip assembly with embedded metal particle.
  67. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  68. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  69. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with interlocked contact terminal.
  70. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Semiconductor chip assembly with laterally aligned bumped terminal and filler.
  71. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with laterally aligned filler and insulative base.
  72. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with metal containment wall and solder terminal.
  73. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with precision-formed metal pillar.
  74. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar.
  75. Lin, Charles W. C.; Chen, Cheng-Chung, Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal.
  76. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with welded metal pillar of stacked metal balls.
  77. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond.
  78. Shen, Ming-Tung, Semiconductor chip module.
  79. Song,Young Hee; Kang,Sa Yoon; Son,Min Young, Semiconductor chip, chip stack package and manufacturing method.
  80. Horio, Masafumi; Fukuda, Kyohei; Hori, Motohito; Ikeda, Yoshinari, Semiconductor device.
  81. Shibata,Kazutaka; Oka,Junji; Kasuya,Yasumasa, Semiconductor device and fabrication process therefor.
  82. Koike,Toshihiko; Honda,Manabu; Kato,Masuo, Semiconductor device and its manufacturing method.
  83. Akagawa,Masatoshi, Semiconductor device and manufacturing method therefor.
  84. Maeda,Kenji; Takata,Takashi; Ochi,Takao; Naraoka,Hiroki; Kawabata,Takeshi; Arai,Yoshiyuki; Nonoyama,Shigeru; Homma,Hajime, Semiconductor device and method for fabricating the same.
  85. Hashimoto, Nobuaki, Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument.
  86. Hashimoto,Nobuaki, Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument.
  87. Nobuaki Hashimoto JP, Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument.
  88. Kurashima, Yohei; Umetsu, Kazushige; Ito, Haruki, Semiconductor device and method of manufacturing the same, circuit board, and electronic equipment.
  89. Fukasawa,Hiroyuki, Semiconductor device and semiconductor module having external electrodes on an outer periphery.
  90. Yoshihiro Tomita JP; Shinji Baba JP, Semiconductor device having a chip, reinforcing plate, and sealing material sharing a common rear surface.
  91. Fukatsu, Kenta; Saito, Yasuhito; Arakawa, Masayuki; Iguchi, Tomohiro; Watanabe, Naotake; Fukuchi, Yoshitoshi; Komatsu, Tetsuro, Semiconductor device having a plurality of stacked wiring boards.
  92. Shibata, Kazutaka, Semiconductor device having a warp preventing sheet.
  93. Iwazaki, Yoshihide; Ishio, Toshiya; Nakanishi, Hiroyuki; Mori, Katsunobu, Semiconductor device in which a plurality of electronic components are combined with each other.
  94. Honda, Kazutaka; Enomoto, Tetsuya; Nakamura, Yuuki, Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device.
  95. Honda, Kazutaka; Enomoto, Tetsuya; Nakamura, Yuuki, Semiconductor encapsulation adhesive composition, semiconductor encapsulation film-like adhesive, method for producing semiconductor device and semiconductor device.
  96. Kyoji Yamasaki JP, Semiconductor integrated circuit having semiconductor packages for mounting integrated circuit chips on both sides of a substrate.
  97. Matsuura, Tetsuya; Kasatani, Yasushi; Michii, Kazunari; Maeda, Hajime, Semiconductor module and electronic component.
  98. Oh, Jae Sung; Hyun, Moon Un; Kim, Jong Hyun; Gwon, Jin Ho, Semiconductor package and stacked semiconductor package having the same.
  99. Oh, Jae Sung; Hyun, Moon Un; Kim, Jong Hyun; Gwon, Jin Ho; Kim, Dong You; Cha, Ki Bon, Semiconductor package and stacked semiconductor package having the same.
  100. Lee,Jong Ung; Sin,Wha Su; Jeon,Jong Keun, Semiconductor package with improved chip attachment and manufacturing method thereof.
  101. Jin, Yonggang, Semiconductor package with improved pillar bump process and structure.
  102. Uchiyama, Kenji, Spherical semiconductor device and method of mounting the same on a substrate.
  103. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic FBGA for high thermal applications.
  104. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic FBGA for high thermal applications.
  105. Moden,Walter L.; Corisis,David J.; Mess,Leonard E.; Kinsman,Larry D., Stackable ceramic FBGA for high thermal applications.
  106. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic fbga for high thermal applications.
  107. Ellsberry,Mark; Schmitz,Charles E.; Chen,Chi She; Allison,Victor, Stackable electronic assembly.
  108. Yoshida, Akito; Heo, Young Wook, Stackable semiconductor package.
  109. Yoshida, Akito; Heo, Young Wook, Stackable semiconductor package.
  110. Farnworth, Warren M.; Wood, Alan G.; Brooks, Mike, Stackable semiconductor package having conductive layer and insulating layers.
  111. Leong Chew Weng,SGX ; Yew Chee Kiang,SGX ; Chan Min Yu,SGX ; Ong Pang Hup,SGX ; Toh Jeffrey Tuck Fook,SGX ; Chan Boon Pew,SGX, Stacked double sided integrated circuit package.
  112. Horiuchi, Michio; Fukasawa, Ryo; Matsuda, Yuichi; Tokutake, Yasue, Stacked electronic device.
  113. Hussa,Esa, Stacked integrated circuit.
  114. Nishizawa, Yoshihiko, Stacked module and manufacturing method thereof.
  115. Funaba,Seiji; Nishio,Yoji, Stacked semiconductor device and semiconductor memory module.
  116. Suzuki, Takehiro, Stacked semiconductor device with heat dissipation.
  117. Lee, Woong Sun; Chung, Qwan Ho, Stacked semiconductor package and method for fabricating the same.
  118. Chen, Jen-Chun; Yang, Wu-der, Stacked-type chip package structure and fabrication method thereof.
  119. Nishimura,Takao, Stacked-type semiconductor device.
  120. Suzuki, Takehiro; Takeuchi, Yasushi, Stacking semiconductor device and production method thereof.
  121. Chou, Che Ya; Chiu, Chi Tsung, Structure of package on package and method for fabricating the same.
  122. Takashi Imoto JP, Superposed printed substrates and insulating substrates having semiconductor elements inside.
  123. Lin, Gloria; Gardner, Jr., William Bryson; Fisher, Jr., Joseph; Pyper, Dennis; Salehi, Amir, Systems and methods for providing vias through a modular component.
  124. Roeters, Glen E.; Sprint, John Patrick; Mearig, Joel Andrew, Thin scale outline package.
  125. Lin, Charles W. C., Three-dimensional stacked semiconductor package.
  126. Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with chips on opposite sides of lead.
  127. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  128. Lin, Charles W. C.; Chiang, Cheng-Lien; Sigmond, David M., Three-dimensional stacked semiconductor package with pillars in pillar cavities.
  129. Lee, Kang-Wook; Oh, Se-Yong; Song, Young-Hee; Kim, Gu-Sung, Wafer level stack structure for system-in-package and method thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로