$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Data processing system for processing vector data and method therefor

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-012/00    G06F-013/00   
미국특허분류(USC) 711/137 ; 712/006
출원번호 US-0061975 (1998-04-17)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Polansky
인용정보 피인용 횟수 : 98  인용 특허 : 5
초록

A data processing system includes a data processor (10) coupled to a memory system having a first memory, such as an L1 data cache (16), arranged with a second memory (such as an L2 cache) at a lower hierarchical level. The data processor (10) prefetches data elements of a vector into the first memory prior to processing such data elements. If a requested data element is not present in the first memory, a load request is issued to the second memory and to lower levels of the memory hierarchy until the requested data element is finally retrieved and store...

대표
청구항

[We claim:] [1.]a first register for storing n;a second register for storing s;a third register for storing ea;an arithmetic unit having a first input coupled to the second register, a second input coupled to the third register, and an output terminal, for calculating the effective address ea of each unit i of the n units of the vector and for providing a fetch address to the output terminal thereof corresponding to the effective address ea when enabled;a load unit coupled to the first memory and to the second memory and having an input terminal for rece...

이 특허를 인용한 특허 피인용횟수: 98

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Buyuktosunoglu, Alper; Schuster, Stanley E.; Brooks, David M.; Bose, Pradip; Cook, Peter W.; Albonesi, David H.. Adaptive issue queue for reduced power at high performance. USP2011017865747.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Grochowski, Edward T.; Bradford, Dennis R.; Chrysos, George Z.; Forsyth, Andrew T.; Upton, Michael D.; Wu, Lisa K.. Apparatus and method for efficient gather and scatter operations. USP2017109785436.
  13. David Andrew Schroter ; Michael Thomas Vaden. Apparatus for software initiated prefetch and method therefor. USP2002066401192.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  19. Mattson, Peter. Communication scheduling within a parallel processing system. USP2012128332829.
  20. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  21. Moyer,William C.. Conditional next portion transferring of data stream to or from register based on subsequent instruction aspect. USP2006097107436.
  22. Master,Paul L.; Scheuermann,W. James. Configurable finite state machine for operation of microinstruction providing execution enable control value. USP2007067231508.
  23. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  24. Bradford, Jeffrey Powers; Kossman, Harold F.; Mullins, Timothy John. Context switch data prefetching in multithreaded computer. USP2015069047116.
  25. Bradford, Jeffrey Powers; Kossman, Harold F.; Mullins, Timothy John. Context switch data prefetching in multithreaded computer. USP2012038141098.
  26. Bradford,Jeffrey Powers; Kossman,Harold F.; Mullins,Timothy John. Context switch data prefetching in multithreaded computer. USP2009027493621.
  27. Bradford, Jeffrey Powers; Kossman, Harold F.; Mullins, Timothy John. Context switch instruction prefetching in multithreaded computer. USP2009117617499.
  28. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  29. Kenville, Thomas James; Nadkarni, Anshuman Shrikant. Controlling operation of a processor according to execution mode of an instruction sequence. USP2013068473724.
  30. Venkumahanti, Suresh; Snyder, Michael Dean. Data prefetching apparatus in a data processing system and method therefor. USP2004086785772.
  31. Moyer,William C.. Data processing system having instruction specifiers for SIMD register operands and method thereof. USP2008017315932.
  32. Moyer, William C.. Data processing system using independent memory and register operand size specifiers and method thereof. USP2009107610466.
  33. Moyer,William C.; Norris,James M.; May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Lucas,Brian Geoffrey. Data processing system using multiple addressing modes for SIMD operations and method thereof. USP2007097275148.
  34. Davies, John Alun; Moore, James Frederick; Stevens, Peter John; Weale, Denis Vaughan. Data processing systems with process monitor. USP2003026526490.
  35. Ray, David Scott; Shippy, David J.. Data streaming mechanism in a microprocessor. USP2005106957305.
  36. May,Philip E.; Lucas,Brian G.; Moat,Kent D.. Dataflow graph compression for power reduction in a vector processor. USP2007107290122.
  37. Southgate, Timothy J.. Efficient data loading in a data-parallel processor. USP2013058438365.
  38. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  39. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  40. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  41. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  42. Kuo, Albert Weichung; Samuel, Reuven Meyer; Basu, Debashis; Vaidyanathan, Arunachalam; Greene, Spencer. Flexible counter update and retrieval. USP2010057710952.
  43. Kuo, Albert Weichung; Samuel, Reuven Meyer; Basu, Debashis; Vaidyanathan, Arunachalam; Greene, Spencer. Flexible counter update and retrieval. USP2012128331359.
  44. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  45. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  46. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  47. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  48. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  49. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  50. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  51. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  52. Giri, Akash V.; Levitan, David S.; Patel, Mehul; Van Norstrand, Jr., Albert J.. Managing an effective address table in a multi-slice processor. USP20190310241905.
  53. Giri, Akash V.; Levitan, David S.; Patel, Mehul; Van Norstrand, Jr., Albert J.. Managing an effective address table in a multi-slice processor. USP20190410248555.
  54. van de Waerdt, Jan-Willem. Memory region based data pre-fetching. USP2004076760818.
  55. Norris,James M.; May,Philip E.; Moat,Kent D.; Essick, IV,Raymond B.; Lucas,Brian G.. Method and apparatus for addressing a vector of elements in a partitioned memory using stride, skip and span values. USP2006087100019.
  56. May,Philip E.; Essick, IV,Raymond B.; Lucas,Brian G.; Moat,Kent D.; Norris,James M.. Method and apparatus for elimination of prolog and epilog instructions in a vector processor using data validity tags and sink counters. USP2008087415601.
  57. Mayfield, Michael John; O'Connell, Francis Patrick; Ray, David Scott. Method and apparatus for mapping software prefetch instructions to hardware prefetch logic. USP2005076915415.
  58. Lango,Jason Ansel. Method and apparatus to provide a unified readahead scheme for multiple sources. USP2008067386674.
  59. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  60. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  61. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  62. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  63. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  64. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  65. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  66. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  67. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  68. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  69. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  70. Pechanek, Gerald George; Stojancic, Mihailo M.. Methods and apparatus for attaching application specific functions within an array processor. USP2011067971036.
  71. Diefendorff, Keith E.. Microprocessor with improved data stream prefetching. USP2010027664920.
  72. Diefendorff, Keith E.. Microprocessor with improved data stream prefetching. USP2009057533220.
  73. Diefendorff, Keith E.. Microprocessor with improved data stream prefetching. USP2011128078806.
  74. Diefendorff,Keith E.. Microprocessor with improved data stream prefetching. USP2007027177985.
  75. Diefendorff,Keith E.. Microprocessor with improved data stream prefetching. USP2009037512740.
  76. Diefendorff,Keith E.. Microprocessor with improved data stream prefetching. USP2009037506106.
  77. Diefendorff,Keith E.. Microprocessor with improved data stream prefetching. USP2009037509459.
  78. Diefendorff,Keith E.; Petersen,Thomas A.. Microprocessor with improved data stream prefetching. USP2007037194582.
  79. Diefendorff,Keith E.; Petersen,Thomas A.. Microprocessor with improved data stream prefetching. USP2009017480769.
  80. Diefendorff, Keith E.. Microprocessor with improved data stream prefetching using multiple transaction look-aside buffers (TLBs). USP2010107822943.
  81. Hickey, Mark J; Schwinn, Stephen J; Tubbs, Matthew R; Wait, Charles D. Pre-loading context states by inactive hardware thread in advance of context switch. USP2011017873816.
  82. Sprangle, Eric; Rohillah, Anwar; Cavin, Robert; Forsyth, Tom; Abrash, Michael. Processor and system using a mask register to track progress of gathering and prefetching elements from memory. USP2014118892848.
  83. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  84. Moat,Kent D.; Essick, IV,Raymond B.; May,Philip E.; Norris,James M.. Queuing cache for vectors with elements in predictable order. USP2007077246203.
  85. May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Lucas,Brian Geoffrey; Norris,James M.; Schuette,Michael Allen; Saidi,Ali. Scheduler of program instructions for streaming vector processor having interconnected functional units. USP2006117140019.
  86. Six, Laurent; Laine, Armelle; Mazzocco, Daniel; Ollivier, Gerald. Shared memory with programmable size. USP2005056898678.
  87. Azuma,Tetsuhiko. Signal processor, prefetch instruction method and prefetch instruction program. USP2006037020749.
  88. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  89. Hum, Herbert Hing-Jing; Bogin, Zohar. Stream-down prefetching cache. USP2003116643743.
  90. Hum, Herbert Hing-Jing; Bogin, Zohar. Stream-down prefetching cache. USP2005116961823.
  91. Lucas,Brian Geoffrey; May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Norris,James M.; Schuette,Michael Allen; Saidi,Ali. Streaming vector processor with reconfigurable interconnection switch. USP2007017159099.
  92. Sprangle, Eric; Rohillah, Anwar; Cavin, Robert; Forsyth, Andrew T.; Abrash, Michael. System and method for using a mask register to track progress of gathering and scattering elements between data registers and memory. USP20180810042814.
  93. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  94. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  95. Kirk, David B.; Sabella, Paolo E.; Flaig, Charles M.; Kilgard, Mark J.. System, method and article of manufacture for allowing direct memory access to graphics vertex data while bypassing a processor. USP2005036867780.
  96. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  97. Kocev, Andrej. Technique for prefetching data based on a stride pattern. USP2010117831800.
  98. Khailany, Brucek; Rygh, Mark; Lin, Jim Jian; Uebel, Udo. Tracing command execution in a parallel processing system. USP2014048694757.