$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/311
  • H01L-021/302
  • H01L-021/411
출원번호 US-0410365 (1999-09-30)
발명자 / 주소
  • Miller Alan J.
  • Vahedi Vahid
출원인 / 주소
  • Lam Research Corporation
대리인 / 주소
    Beyer Weaver & Thomas, LLP
인용정보 피인용 횟수 : 101  인용 특허 : 14

초록

A method of etching a trench in a silicon layer is disclosed. The silicon layer is disposed below a hard mask layer having a plurality of patterned openings. The etching takes place in a plasma processing chamber. The method includes flowing a first etchant source gas into the plasma processing cham

대표청구항

[ What is claimed is:] [1.]1. In a plasma processing chamber, a method of etching a trench in a silicon layer, said silicon layer being disposed below a hard mask layer, said method comprising:flowing a first etchant source gas into said plasma processing chamber;forming a first plasma from said fir

이 특허에 인용된 특허 (14)

  1. Chen Chao-Cheng,TWX ; Tsai Chia-Shiung,TWX, Achievement of top rounding in shallow trench etch.
  2. Zhao Ganming ; Ko Terry K. ; Chin Weffrey David, Etch process for single crystal silicon.
  3. Nguyen Phi L. ; Schweinfurth Ralph A., Etch process to produce rounded top corners for sub-micron silicon trench applications.
  4. Chen Chao-Cheng,TWX ; Tsai C. S.,TWX ; Yu C. H.,TWX, Method for forming a shallow trench with tapered profile and round corners for the application of shallow trench isolat.
  5. Lee Henry C. ; Gabriel Calvin T. ; Zheng Jie, Method for making shallow trench isolation structure having rounded corners.
  6. Tsukamoto Hironobu (Tokyo JPX), Method of fabricating a semiconductor device.
  7. Yamamoto Isamu (Hyogo JPX) Fukushima Jiro (Hyogo JPX), Method of forming a passivation film.
  8. Ho Michael,TWX, Method of forming top corner rounding of shallow trenches in semiconductor substrate.
  9. Leung Howard K. H. (Austin TX), Multiple step trench etching process.
  10. Jang Syun-Ming,TWX ; Chen Ying-Ho,TWX ; Yu Chen-Hua,TWX, Shallow trench isolation method.
  11. Zheng Jie ; Gabriel Calvin Todd ; Monsees Suzanne, Sidewall profile.
  12. Zheng Jie ; Gabriel Calvin Todd ; Monsees Suzanne, Trench isolation method.
  13. Ho Michael,TWX, Trench isolation process.
  14. Yu Bo,SGX ; Zhong Qing Hua,SGX ; Ye Jian Hui,SGX ; Zhou Mei Sheng,SGX, Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners.

이 특허를 인용한 특허 (101)

  1. Lindert, Nick; Cea, Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  2. Doyle, Brian S.; Jin, Been-Yih; Kavalieros, Jack T.; Datta, Suman; Brask, Justin K.; Chau, Robert S., CMOS devices with a single work function gate electrode and method of fabrication.
  3. Brask, Justin K.; Datta, Suman; Doczy, Mark L.; Blackwell, James M.; Metz, Matthew V.; Kavalieros, Jack T.; Chau, Robert S., Dielectric interface for group III-V semiconductor device.
  4. Lee, Whonchee; Meikle, Scott, Electro-mechanically polished structure.
  5. Radosavljevic, Marko; Datta, Suman; Doyle, Brian S.; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Majumdar, Amian; Chau, Robert S., Field effect transistor with metal source/drain regions.
  6. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  7. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  8. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  9. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  10. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  11. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  12. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  13. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  14. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  15. DeLoach,Juanita; Smith,Brian A., In situ hardmask pullback using an in situ plasma resist trim process.
  16. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors.
  17. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  18. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  19. Lee,Whonchee; Meikle,Scott G., Method and apparatus for chemically, mechanically, and/or electrolytically removing material from microelectronic substrates.
  20. Masayoshi Ikeda JP, Method and apparatus for manufacturing semiconductor device.
  21. Lee,Whonchee; Meikle,Scott G.; Blalock,Guy, Method and apparatus for removing adjacent conductive and nonconductive materials of a microelectronic substrate.
  22. Chopra, Dinesh, Method and apparatus for simultaneously removing multiple conductive materials from microelectronic substrates.
  23. Dakshina-Murthy, Srikanteswara; Schwan, Christoph; Haines, Jeffrey C., Method for enhancing shallow trench top corner rounding using endpoint control of nitride layer etch process with appropriate etch front.
  24. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  25. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  26. Lee, Whonchee; Meikle, Scott G.; Blalock, Guy T., Method for forming a microelectronic structure having a conductive material and a fill material with a hardness of 0.04 GPA or higher within an aperture.
  27. Koemtzopoulos, C. Robert; Gangadharan, Shibu; Lee, Chris G. N.; Miller, Alan, Method for hard mask CD trim.
  28. Koemtzopoulos,C. Robert; Gangadharan,Shibu; Lee,Chris G. N.; Miller,Alan, Method for hard mask CD trim.
  29. Lee, Whonchee; Meikle, Scott G.; Blalock, Guy T., Method for removing metal layers formed outside an aperture of a BPSG layer utilizing multiple etching processes including electrochemical-mechanical polishing.
  30. Mao,Zhigang; Liu,Shenjian, Method for selectively etching an aluminum containing layer.
  31. Lee, Whonchee; Moore, Scott E.; Meikle, Scott G., Method for selectively removing conductive material from a microelectronic substrate.
  32. Chopra,Dinesh, Method for simultaneously removing multiple conductive materials from microelectronic substrates.
  33. Shah,Uday; Doyle,Brian S.; Brask,Justin K.; Chau,Robert S., Method of fabricating a multi-cornered film.
  34. Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Chau, Robert S., Method of patterning a film.
  35. Lee, Whonchee; Meikle, Scott G.; Moore, Scott E.; Doan, Trung T., Methods and apparatus for electrical, mechanical and/or chemical removal of conductive material from a microelectronic substrate.
  36. Lee,Whonchee; Meikle,Scott G.; Moore,Scott E.; Doan,Trung T., Methods and apparatus for electrical, mechanical and/or chemical removal of conductive material from a microelectronic substrate.
  37. Lee,Whonchee; Meikle,Scott G.; Moore,Scott E., Methods and apparatus for electrically and/or chemically-mechanically removing conductive material from a microelectronic substrate.
  38. Lee, Whonchee; Moore, Scott E.; Meikle, Scott G., Methods and apparatus for electrically detecting characteristics of a microelectronic substrate and/or polishing medium.
  39. Lee,Whonchee; Moore,Scott E.; Meikle,Scott G., Methods and apparatus for electrically detecting characteristics of a microelectronic substrate and/or polishing medium.
  40. Moore,Scott E.; Lee,Whonchee; Meikle,Scott G.; Doan,Trung T., Methods and apparatus for electrochemical-mechanical processing of microelectronic workpieces.
  41. Lee, Whonchee; Moore, Scott E.; Meikle, Scott G., Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate.
  42. Lee, Whonchee; Moore, Scott E.; Meikle, Scott G., Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate.
  43. Lee,Whonchee; Moore,Scott E.; Meikle,Scott G., Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate.
  44. Lee, Whonchee; Moore, Scott E.; Vaartstra, Brian A., Methods and apparatus for removing conductive material from a microelectronic substrate.
  45. Lee,Whonchee; Moore,Scott E.; Vaartstra,Brian A., Methods and apparatus for removing conductive material from a microelectronic substrate.
  46. Moore,Scott E., Methods and apparatus for removing conductive material from a microelectronic substrate.
  47. Lee, Whonchee; Moore, Scott E.; Meikle, Scott G., Methods and apparatus for selectively removing conductive material from a microelectronic substrate.
  48. Lee,Whonchee; Moore,Scott E.; Meikle,Scott G., Methods and apparatus for selectively removing conductive material from a microelectronic substrate.
  49. Lee, Whonchee, Methods and apparatuses for electrochemical-mechanical polishing.
  50. Lee, Whonchee, Methods and apparatuses for electrochemical-mechanical polishing.
  51. Lee,Whonchee, Methods and apparatuses for electrochemical-mechanical polishing.
  52. Lee, Whonchee; Sabde, Gundu M., Methods and systems for removing materials from microfeature workpieces with organic and/or non-aqueous electrolytic media.
  53. Lee, Whonchee; Sabde, Gundu M., Methods and systems for removing materials from microfeature workpieces with organic and/or non-aqueous electrolytic media.
  54. Leith,Steven D.; Obert,Jeffrey S.; Nikkel,Eric L.; Kramer,Kenneth M., Methods for controlling feature dimensions in crystalline substrates.
  55. Leith,Steven D; Obert,Jeffrey S; Nikkel,Eric L.; Kramer,Kenneth M, Methods for controlling feature dimensions in crystalline substrates.
  56. Brask, Justin K.; Kavalieros, Jack; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S.; Doyle, Brian S., Methods for patterning a semiconductor film.
  57. Sandhu,Gurtej S., Methods of forming capacitors.
  58. Sandhu, Gurtej S., Methods of forming reticles configured for imprint lithography.
  59. Bamnolker, Hanna A.; Yang, Chan Lon; Chowdhury, Saurabu Dutta; Ramkumar, Krishnaswamy T., Methods of forming semiconductor structures having reduced defects, and articles and devices formed thereby.
  60. Lee,Whonchee; Meikle,Scott G.; Moore,Scott E., Microelectronic substrate having conductive material with blunt cornered apertures, and associated methods for removing conductive material.
  61. Palsulich, David A.; Baldner, Ronald F., Microfeature workpiece processing system for, e.g., semiconductor wafer analysis.
  62. Palsulich, David A.; Baldner, Ronald F., Microfeature workpiece processing system for, e.g., semiconductor wafer analysis.
  63. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  64. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  65. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  66. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  67. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  68. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  69. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  70. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  71. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  72. Hareland,Scott A.; Chau,Robert S.; Doyle,Brian S.; Rios,Rafael; Linton,Tom; Datta,Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  73. Brask, Justin K.; Dovle, Brian S.; Kavalleros, Jack; Doczy, Mark; Shah, Uday; Chau, Robert S., Nonplanar transistors with metal gate electrodes.
  74. Kikuchi, Akihiro; Tsunoda, Takashi; Sakamoto, Yuichiro, Plasma etching method, plasma processing apparatus, control program and computer readable storage medium.
  75. Kavalieros, Jack T.; Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Datta, Suman; Doczy, Mark L.; Metz, Matthew V.; Chau, Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  76. Kavalieros,Jack T.; Brask,Justin K.; Doyle,Brian S.; Shah,Uday; Datta,Suman; Doczy,Mark L.; Metz,Matthew V.; Chau,Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  77. Kawada, Shinzi; Kawano, Hiroyuki, Semiconductor apparatus and method for fabricating the same.
  78. Shinzi Kawada JP; Hiroyuki Kawano JP, Semiconductor apparatus and method for fabricating the same.
  79. Sugino,Rinji; Jeon,Joong S.; Ogle, Jr.,Robert B., Semiconductor component and method of manufacture.
  80. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  81. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  82. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  83. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  84. Huang, Kegang, Semiconductor etching process to release single crystal silicon mirrors.
  85. Kim,Inki; Kim,Sang Yeon; Paek,Min; Ghee,Ch'ng Toh; Rajagopal,Ramakrishnan; Lee,Chiew Gie; Lee,Wan Gie; Chien,Choong Shiau; Tay,Charlie; Lee,Chang Gi; Watanabe,Hitomi; Inoue,Naoto, Shallow trench isolation.
  86. Haselden, Barbara; Hsiao, Chia-Shun; Huang, Chunchieh; Kim, Jin-Ho; Leung, Chung Wai; Tsai, Kuei-Chang, Sidewall protection in fabrication of integrated circuits.
  87. Cheng-Ku Chen TW; Fang-Cheng Chen TW; Hun-Jan Tao TW, Silicon shallow trench etching with round top corner by photoresist-free process.
  88. Hudait, Mantu K.; Shaheen, Mohamad A.; Chow, Loren A.; Tolchinsky, Peter G.; Fastenau, Joel M.; Loubychev, Dmitri; Liu, Amy W. K., Stacking fault and twin blocking barrier for integrating III-V on Si.
  89. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  90. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  91. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  92. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  93. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  94. Li, Hong-Jyh, Transistor device.
  95. Li, Hong-Jyh, Transistor device and method of manufacture thereof.
  96. Li, Hong-Jyh, Transistor device and method of manufacture thereof.
  97. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  98. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  99. Haselden, Barbara A.; Lee, John, Two stage etching of silicon nitride to form a nitride spacer.
  100. Haselden, Barbara A.; Lee, John, Two stage etching of silicon nitride to form a nitride spacer.
  101. Kamp,Thomas A.; Miller,Alan J., Use of silicon containing gas for CD and profile feature enhancements of gate and shallow trench structures.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로