$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of fabricating semiconductor having through hole 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
출원번호 US-0335878 (1999-06-18)
우선권정보 JP0043589 (1998-02-25)
발명자 / 주소
  • Taniguchi Fumihiko,JPX
  • Honna Koji,JPX
  • Kumagaya Yoshikazu,JPX
출원인 / 주소
  • Fujitsu Limited, JPX
대리인 / 주소
    Armstrong, Westerman, Hattori, McLeland & Naughton, LLP
인용정보 피인용 횟수 : 30  인용 특허 : 18

초록

The semiconductor device includes a semiconductor chip, a tape for mounting the semiconductor chip thereto, an adhesive resin layer interposed between the semiconductor chip and the tape, and solder balls attached to the tape. The method of fabricating the semiconductor chip comprises the step of fo

대표청구항

[ What is claimed is:] [1.]1. A semiconductor device comprising a semiconductor chip, a tape for mounting said semiconductor chip thereto, an adhesive resin layer interposed between said semiconductor chip and said tape, and solder balls passing through ball mounting holes arranged on said tape, cha

이 특허에 인용된 특허 (18)

  1. Chiappetta Frank Richard, Air-land vehicle with ducted fan vanes providing improved performance.
  2. Maheshwari Abhay ; Thomas Sunil, Backside encapsulation of tape automated bonding device.
  3. Fukutomi Naoki,JPX ; Tsubomatsu Yoshiaki,JPX ; Inoue Fumio,JPX ; Yamazaki Toshio,JPX ; Ohhata Hirohito,JPX ; Hagiwara Shinsuke,JPX ; Taguchi Noriyuki,JPX ; Nomura Hiroshi,JPX, Fabrication process of semiconductor package and semiconductor package.
  4. Ebihara Kazumi,JPX, Leadframe and resin-sealed semiconductor device.
  5. Haghiri-Tehrani Yahya,DEX, Method and apparatus for making an electronic module for cards.
  6. Kata Keiichiro (Tokyo JPX) Matsuda Shuichi (Tokyo JPX) Hagimoto Eiji (Tokyo JPX), Method for manufacturing bump leaded film carrier type semiconductor device.
  7. Newman Keith G. (Sunnyvale CA), Method of making integrated circuit package having multiple bonding tiers.
  8. Parmentier Paul (Cailly-sur-Eure FRX), Method of manufacturing an identification card and an identification manufactured, for example, by this method.
  9. Geller Bernard D. (Rockville MD) Tyler Johann U. (Mt. Airy MD) Holdeman Louis B. (Boyds MD) Phelleps Fred R. (Gaithersburg MD) Laird ; III George F. (Baltimore MD), Method of packaging microwave semiconductor components and integrated circuits.
  10. Kata Keiichiro,JPX ; Matsuda Shuichi,JPX, Process for adhesively bonding a semiconductor chip to a carrier film.
  11. Wilson Howard P. (Austin TX) Martin Fonzell D. J. (Austin TX), Self-opening vent hole in an overmolded semiconductor device.
  12. Miyajima Kenji,JPX, Semiconductor apparatus, fabrication method therefor and board frame.
  13. Horiuchi Michio (Nagano JPX) Harayama Yoichi (Nagano JPX), Semiconductor device and method for manufacturing same.
  14. Aoki Kazumasa,JPX ; Sota Yoshiki,JPX, Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process t.
  15. Fujino Junji,JPX ; Hirota Jitsuho,JPX ; Izuta Goro,JPX ; Adachi Akira,JPX, Solder supplying method, solder supplying apparatus and soldering method.
  16. Horiuchi Michio,JPX ; Harayama Yoichi,JPX, Structure and process for mounting semiconductor chip.
  17. Dordi Yezdi N., Tape ball grid array package with perforated metal stiffener.
  18. Akram Salman ; Wark James M., Underfill of bumped or raised die using a barrier adjacent to the sidewall of semiconductor device.

이 특허를 인용한 특허 (30)

  1. Chen, James; Wang, Rong-Huei, Ball grid array semiconductor package with resin coated metal core.
  2. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  3. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  4. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  5. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  6. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  7. Kurita, Hideyuki; Watanabe, Masanao, Method for manufacturing double-sided flexible printed board.
  8. Kurita,Hideyuki; Watanabe,Masanao, Method for manufacturing double-sided flexible printed board.
  9. Ahmad, Syed Sajid, Method of Interconnecting substrates for electrical coupling of microelectronic components.
  10. Cobbley,Chad A., Method of encapsulating interconnecting units in packaged microelectronic devices.
  11. Cobbley,Chad A., Method of encapsulating packaged microelectronic devices with a barrier.
  12. Bolken, Todd O., Microelectronic devices and microelectronic die packages.
  13. Cobbley, Chad A., Packaged microelectronic devices with interconnecting units.
  14. James, Stephen L.; Cobbley, Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  15. James,Stephen L.; Cobbley,Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  16. Jung, Ky hyun; Kim, Heui seog; Kim, Sang jun; Sin, Wha su; Song, Ho geon; Ko, Jun young, Printed circuit board and method thereof and a solder ball land and method thereof.
  17. Jung, Ky-hyun; Kim, Heui-seog; Kim, Sang-jun; Sin, Wha-su; Song, Ho-geon; Ko, Jun-young, Printed circuit board and method thereof and a solder ball land and method thereof.
  18. Miyata, Koji, Resin-encapsulated semiconductor device including resin extending beyond edge of substrate.
  19. Ernst, Georg; Zeiler, Thomas, Semiconductor component having a chip carrier with openings for making contact.
  20. Takahashi, Noriyuki; Ichitani, Masahiro; Ichitani, legal representative, Rumiko; Ichitani, legal representative, Kazuhiro; Ichitani, legal representative, Sachiyo, Semiconductor device.
  21. Takahashi,Noriyuki; Ichitani, legal representative,Rumiko; Ichitani, legal representative,Kazuhiro; Ichitani, legal representative,Sachiyo; Ichitani,Masahiro, Semiconductor device.
  22. Taniguchi, Jun, Semiconductor device and its manufacturing method, a circuit board and an electronic device.
  23. Dotta, Yoshihisa; Tamaki, Kazuo; Saza, Yasuyuki, Semiconductor device and manufacturing method thereof.
  24. Lee, Jin Hyuk, Semiconductor device and manufacturing method using a stress-relieving film attached to solder joints.
  25. Fujii,Tetsuo; Muto,Hiroshi; Yoshihara,Shinji; Inomata,Sumitomo, Semiconductor device and method for producing the same by dicing.
  26. Fujii, Tetsuo; Fukada, Tsuyoshi; Ao, Kenichi, Semiconductor device having a moveable member therein and a protective member disposed thereon.
  27. Tetsuo Fujii JP; Tsuyoshi Fukada JP; Hiroshi Muto JP; Kenichi Ao JP; Shinji Yoshihara JP; Sumitomo Inomata JP, Semiconductor device produced by dicing.
  28. Fujii,Tetsuo; Fukada,Tsuyoshi; Ao,Kenichi, Semiconductor sensor.
  29. Farnworth, Warren M., Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece.
  30. Juso, Hiroyuki; Fukui, Yasuki; Yano, Yuji; Ishihara, Seiji, Wiring substrate, semiconductor device and package stack semiconductor device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로