$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Dynamic load balancing among processors in a parallel computer

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-009/00   
미국특허분류(USC) 709/105 ; 709/102 ; 709/103
출원번호 US-0107933 (1998-06-30)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Klarquist Sparkman Campbell Leigh & Whinston
인용정보 피인용 횟수 : 210  인용 특허 : 16
초록

A parallel programming system implements dynamic load balancing to distribute processing workload to available processors in a parallel computer. A preprocessor in the system converts a nested parallel program into sequential code executable on processors of the parallel computer and calls to a message passing interface for inter-processor communication among the processors. When processing a nested parallel program, the preprocessor inserts a test function to evaluate the computational cost of a function call. At runtime, processors evaluate the test fu...

대표
청구항

[ I claim:] [1.]1. A method for dynamically balancing a processing workload among parallel processors operating on a program, where the program comprises recursive function calls capable of being executed in parallel, the method comprising:compiling both parallel and serial versions of the program, the parallel version being capable of executing in a data-parallel fashion on every processor in a team of processors and the serial version being capable of executing on a single processor;inserting a test function in a serial version of the program;upon recu...

이 특허에 인용된 특허 (16)

  1. Zaiki Koji (Kadoma JPX). Apparatus for detecting possibility of parallel processing and method thereof and a program translation apparatus utiliz. USP1995095450554.
  2. Fry Scott M. (Tucson AZ) Hempy Harry O. (Tucson AZ) Kittinger Bruce E. (Fort Collins CO). Balancing data-processing work loads. USP1983094403286.
  3. Mouradian Gary C.. Data processing method and system utilizing parallel processing. USP1999085943663.
  4. Toyoda Koichi,JPX. Debugging method and debugging system for multi-task programs. USP1998085799142.
  5. Papadopoulos Gregory M. (Arlington MA). Efficient data processor instrumentation for systematic program debugging and development. USP1995055412799.
  6. Dubey Pradeep Kumar ; Barton Charles Marshall ; Chuang Chiao-Mei ; Lam Linh Hue ; O'Brien John Kevin ; O'Brien Kathryn Mary. Executing speculative parallel instructions threads with forking and inter-thread communication. USP1998095812811.
  7. Dias Daniel M. (Mahopac NY) Wolf Joel L. (Goldens Bridge NY) Yu Philip S. (Chappaqua NY). Joining two database relations on a common field in a parallel relational database field. USP1992065121494.
  8. Syre Jean-Claude (Munich DEX) Westphal Harald (Munich CA DEX) Hailperin Max (Hayward CA). Method and a system for processing logic programs. USP1990064931931.
  9. Kelley Michael ; Winner Stephanie. Method and apparatus for distributed interpolation of pixel shading parameter values. USP1998015706415.
  10. Blelloch Guy E. ; Gibbons Phillip B. ; Matias Yossi. Methods and means for scheduling parallel processors. USP1998065768594.
  11. Borrel Paul (Peekskill NY) Rossignac Jaroslaw R. (Ossining NY). Multi-resolution graphic representation employing at least one simplified model for interactive visualization applicatio. USP1995095448686.
  12. Ryu Tadamitsu (Kawasaki JPX) Ichikawa Naomi (Kawasaki JPX) Murakawa Masahiko (Kawasaki JPX) Toyota Masanobu (Kawasaki JPX) Adachi Takeshi (Kawasaki JPX). Object base data processing apparatus. USP1996125586326.
  13. Zaiki Koji (Osaka JPX). Processor scheduling method for iterative loops. USP1993075230053.
  14. Uchihira Naoshi,JPX ; Honiden Shinichi,JPX ; Ohsuga Akihiko,JPX ; Seki Toshibumi,JPX ; Nagai Yasuo,JPX ; Handa Keiichi,JPX ; Ito Satoshi,JPX ; Sawashima Nobuyuki,JPX ; Tahara Yasuyuki,JPX ; Shiotani . Programming method for concurrent programs and program supporting apparatus thereof. USP1999015860009.
  15. Harris Kevin W. (Nashua NH) Noyce William B. (Hollis NH). System and method for controlling execution of nested loops in parallel in a computer including multiple processors, and. USP1996015481723.
  16. Reeve Christopher L. (18 Salisbury Rd. Brookline MA 02146) Shavit Tani (One Seaborn Pl. Lexington MA 02173) Rothnie ; Jr. James B. (47 Monmouth St. Brookline MA 02146) Peters Timothy G. (11 Wilbur St. System for parallel processing that compiles a filed sequence of instructions within an iteration space. USP1996075535393.

이 특허를 인용한 특허 피인용횟수: 210

  1. Qureshi,Shiraz Ali. ACPI preprocessor. USP2007037188339.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  5. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  6. Lopez Estrada, Alex A.. Adaptive configuration of platform. USP2009087580905.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  12. Grover, Vinod; Stratton, John A.. Allocating memory for local variables of a multi-threaded program for execution in a single-threaded environment. USP2017069678775.
  13. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  14. Brenner, Larry Bert; Browning, Luke Matthew; Srinivas, Mysore Sathyanarayana; VanFleet, James William. Apparatus and method for initial load balancing in a multiple run queue system. USP2004056735769.
  15. Brenner, Larry Bert; Browning, Luke Matthew. Apparatus and method for periodic load balancing in a multiple run queue system. USP2003126658449.
  16. Brenner, Larry Bert; Browning, Luke Matthew. Apparatus and method for starvation load balancing using a global run queue in a multiple run queue system. USP2004066748593.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  21. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  22. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael. Asymmetric heterogeneous multi-threaded operating system. USP2009047516456.
  23. Minor, Barry L; Nutter, Mark Richard; To, VanDung Dang. Balancing computational load across a plurality of processors. USP2010047694306.
  24. Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang. Balancing computational load across a plurality of processors. USP2008107444632.
  25. Archer, Charles J.; Faraj, Ahmad A.. Broadcasting a message in a parallel computer. USP2013048422402.
  26. Archer, Charles J.; Faraj, Daniel A.. Broadcasting a message in a parallel computer. USP2014118891408.
  27. Berg, Jeremy E.; Faraj, Ahmad A.. Broadcasting a message in a parallel computer. USP2011087991857.
  28. Faraj, Ahmad. Broadcasting collective operation contributions throughout a parallel computer. USP2012028122228.
  29. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Collective operation protocol selection in a parallel computer. USP2014118893083.
  30. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Collective operation protocol selection in a parallel computer. USP2015069047091.
  31. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  32. Whitehill, Clifford A.. Compiler independent bit-field macros. USP2005086938241.
  33. O'Brien, John Kevin Patrick; O'Brien, Kathryn M.; Prener, Daniel Arthur. Compiler method for employing multiple autonomous synergistic processors to simultaneously operate on longer vectors of data. USP2011067962906.
  34. Ruge,Thomas. Compression of streams of rendering commands. USP2008117450129.
  35. Imbert, Herve. Computational expansion system. USP2016019229776.
  36. Hayduk, Matthew A.. Computing system capable of reducing power consumption by distributing execution of instruction across multiple processors and method therefore. USP2014028645954.
  37. Leiserson, Charles E.; Agrawal, Kunal; Hsu, Wen-Jing; He, Yuxiong. Computing the processor desires of jobs in an adaptively parallel scheduling environment. USP2013088510741.
  38. Conklin, Christopher R.; Philley, Randall W.. Concurrent physical processor reassignment. USP2010027664940.
  39. Conklin,Christopher R.; Philley,Randall W.. Concurrent physical processor reassignment method. USP2008127461241.
  40. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  41. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  42. Toub, Stephen; Ostrovsky, Igor; Duffy, Joe; Morrison, Vance; Yildiz, Huseyin. Controlling parallelization of recursion using pluggable policies. USP2014058719803.
  43. Archer, Charles Jens; Peters, Amanda; Ricard, Gary Ross; Sidelnik, Albert; Smith, Brian Edward. Database retrieval with a non-unique key on a parallel computer system. USP2012018090704.
  44. Archer, Charles J.; Carey, James E.; Sanders, Philip J.; Smith, Brian E.. Developing collective operations for a parallel computer. USP2016119495135.
  45. Archer, Charles J.; Carey, James E.; Sanders, Philip J.; Smith, Brian E.. Developing collective operations for a parallel computer. USP2016119501265.
  46. Orita, Ryuji; Arai, Susumu; Allison, Brian D.; Bland, Patrick M.. Directing interrupts to currently idle processors. USP2010047694055.
  47. Kitamura,Manabu. Dynamic load balancing of a storage system. USP2007047209967.
  48. Lin, Weisi; Tye, Bee June; Ong, Ee Ping. Dynamic load-balancing between two processing means for real-time video encoding. USP2004066748019.
  49. Fuller, Nicholas C.; Li, Min; Meng, Shicong; Tan, Jian; Zeng, Liangzhao; Zhang, Li. Dynamic resource allocation in MapReduce. USP2018029886310.
  50. Brokenshire, Daniel Alan; Hofstee, Harm Peter; Minor, Barry L; Nutter, Mark Richard. Dynamically partitioning processing across a plurality of heterogeneous processors. USP2012018091078.
  51. Brokenshire,Daniel Alan; Hofstee,Harm Peter; Minor,Barry L; Nutter,Mark Richard. Dynamically partitioning processing across plurality of heterogeneous processors. USP2008067392511.
  52. Almasi, Gheorghe; Archer, Charles J.; Ratterman, Joseph D.; Smith, Brian E.. Effecting a broadcast with an allreduce operation on a parallel computer. USP2010117827385.
  53. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Effecting hardware acceleration of broadcast operations in a parallel computer. USP2013018346883.
  54. Whitcomb, Thomas William; Lohia, Sumit. Elastic application framework for deploying software. USP2017119817658.
  55. Archer, Charles J.; Ratterman, Joseph D.. Executing a gather operation on a parallel computer. USP2012038140826.
  56. Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael; Kolhe, Jayant B.; Pormann, John Bryan; Saylor, Douglas. Execution of retargetted graphics processor accelerated code by a general purpose processor. USP2016099448779.
  57. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  58. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  59. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  60. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  61. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Xenidis, James. Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment. USP2010017653908.
  62. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan; Speight, William E.. Hardware based dynamic load balancing of message passing interface tasks. USP2012028127300.
  63. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan; Speight, William E.. Hardware based dynamic load balancing of message passing interface tasks by modifying tasks. USP2012118312464.
  64. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  65. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  66. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  67. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  68. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  69. Chung, I-Hsin; Klepacki, David J.; Lee, Che-Rung; Wen, Hui-Fang. Hierarchical task mapping. USP2014128904398.
  70. Arnold,Jeremy Alan; Barsness,Eric Lawrence; Dettinger,Richard Dean; Santosuosso,John Matthew. IDE integration with JDBC. USP2006097110991.
  71. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Improving efficiency of a global barrier operation in a parallel computer. USP2016109459934.
  72. Almasi, George; Cong, Guojing; Klepacki, David J.; Saraswat, Vijay A.. Increasing parallel program performance for irregular memory access problems with virtual data partitioning and hierarchical collectives. USP2014108869155.
  73. Dutt, Bala; Kumar, Ajay; Susarla, Hanumantha R.. Inducing concurrency in software code. USP2010077765532.
  74. Dean, Jeffrey; Ghemawat, Sanjay. Large-scale data processing in a distributed and parallel processing enviornment. USP2010077756919.
  75. Archer, Charles J.; Berg, Jeremy E.; Blocksome, Michael A.; Smith, Brian E.. Line-plane broadcasting in a data communications network of a parallel computer. USP2010117840779.
  76. Archer, Charles J.; Berg, Jeremy E.; Blocksome, Michael A.; Smith, Brian E.. Line-plane broadcasting in a data communications network of a parallel computer. USP2010067734706.
  77. Phull, Rajat; Cadambi, Srihari; Ravi, Nishkam; Chakradhar, Srimat. Load balancing on hetrogenous processing cluster based on exceeded load imbalance factor threshold determined by total completion time of multiple processing phases. USP2015059038088.
  78. Aguilar, Jr., Maximino; Chow, Alex Chunghen; Day, Michael Norman; Gowen, Michael Stan; Nutter, Mark Richard; Xenidis, James. Loading software on a plurality of processors. USP2010067748006.
  79. Aguilar, Jr.,Maximino; Chow,Alex Chunghen; Day,Michael Norman; Gowen,Michael Stan; Nutter,Mark Richard; Xenidis,James. Loading software on a plurality of processors. USP2008087415703.
  80. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  81. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  82. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  83. Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael. Managing a plurality of processors as devices. USP2009047523157.
  84. Cypher, Robert E.. Mechanism for increasing parallelization in computer programs with read-after-write dependencies associated with prefix operations. USP2015028949852.
  85. Vengerov, David. Method and apparatus for distributed state-based load balancing between task queues. USP2010027665092.
  86. Van Dyke, Korbin; Campbell, Paul W; Van Dyke, Don A.; Alasti, Ali; Purcell, Stephen C.. Method and apparatus for dynamic allocation of processing resources. USP2011077987465.
  87. Van Dyke, Korbin; Campbell, Paul W; Van Dyke, Don A.; Alasti, Ali; Purcell, Stephen C.. Method and apparatus for dynamic allocation of processing resources. USP2013028381223.
  88. Van Dyke, Korbin; Campbell, Paul; Van Dyke, Don A.; Alasti, Ali; Purcell, Stephen C.. Method and apparatus for dynamic allocation of processing resources. USP2010027661107.
  89. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  90. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  91. Allen,Terry Dennis; Cheng,Hsiuying; Lin,Fen Ling; Shibamiya,Akira; Tsang,Annie S.. Method and system for improving response time for database query execution. USP2006127146360.
  92. Doshi, Kedar; Fischer, Mark; Chou, Evan. Method and system for load balancing a sales forecast by selecting a synchronous or asynchronous process based on a type of event affecting the sales forecast. USP2012128326675.
  93. Doshi, Kedar; Fischer, Mark; Chou, Evan. Method and system for load balancing for determining a sales forecast by selecting a synchronous or asynchronous process based on a type of event affecting the sales forecast. USP2012128326674.
  94. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  95. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  96. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  97. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  98. Papaefstathiou, Efstathios. Method and system for predicting communication delays of detailed application workloads. USP2005086925431.
  99. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  100. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  101. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  102. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  103. Haller, Michael; Mitchell, Joan L.; Rijavec, Nenad; Smith, II, James T.. Method and system for task mapping to iteratively improve task assignment in a heterogeneous computing system. USP2013118589944.
  104. Tellez, Juan; Dageville, Benoit. Method for computing the degree of parallelism in a multi-user environment. USP2004116820262.
  105. Brenner,Larry Bert; Browning,Luke Matthew. Method for determining idle processor load balancing in a multiple processors system. USP2006016986140.
  106. Beaumont,Mark. Method for finding global extrema of a set of bytes distributed across an array of parallel processing elements. USP2008117447720.
  107. Beaumont, Mark. Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements. USP2009087574466.
  108. Beaumont,Mark. Method for finding local extrema of a set of values for a parallel processing element. USP2008117454451.
  109. Beaumont,Mark. Method for load balancing a line of parallel processing elements. USP2008097430742.
  110. Beaumont,Mark. Method for load balancing a loop of parallel processing elements. USP2008107437729.
  111. Beaumont,Mark. Method for load balancing an n-dimensional array of parallel processing elements. USP2008127472392.
  112. Bhagat, Suneel; Risner, David A.. Method for managing user and server applications in a multiprocessor computer system. USP2004086782410.
  113. Beaumont, Mark. Method for manipulating data in a group of processing elements according to locally maintained counts. USP2009087581080.
  114. Beaumont, Mark. Method for manipulating data in a group of processing elements to perform a reflection of the data. USP2010037676648.
  115. Beaumont,Mark. Method for manipulating data in a group of processing elements to transpose the data using a memory stack. USP2007087263543.
  116. Beaumont,Mark. Method for rounding values for a plurality of parallel processing elements. USP2008107437726.
  117. Beaumont,Mark. Method for using extrema to load balance a loop of parallel processing elements. USP2008057373645.
  118. Beaumont,Mark. Method for using filtering to load balance a loop of parallel processing elements. USP2008117448038.
  119. Beaumont,Mark. Method of obtaining interleave interval for two data values. USP2009037503046.
  120. Beaumont, Mark. Method of rotating data in a plurality of processing elements. USP2012038135940.
  121. Beaumont, Mark. Method of shifting data along diagonals in a group of processing elements to transpose the data. USP2009097596678.
  122. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  123. Choy, Long Yin; Edelman, Alan; Husbands, Parry Jones Reginald. Methods and apparatus for parallel execution of a process. USP2009067542981.
  124. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan; Speight, William E.. Modifying an operation of one or more processors executing message passing interface tasks. USP2012018108876.
  125. Son, Min Young; Lee, Shi Hwa; Lee, Seung Woo; Shin, Young Sam. Multi-core system and method for processing data in parallel in multi-core system. USP2014068745339.
  126. Hokenek, Erdem; Moudgill, Mayan; Glossner, C. John. Multithreaded processor with efficient processing for convergence device applications. USP2005116968445.
  127. Bunker, V,Nelson Waldo; Laizerovich,David; Bunker,Eva Elizabeth; Van Schuyver,Joey Don. Network security testing. USP2008017325252.
  128. Mealey, Bruce G.; Mewhinney, Greg R.; Srinivas, Mysore S.; Warrier, Suresh E.. Offloading input/output (I/O) completion operations. USP2014108874805.
  129. Mealey, Bruce G.; Mewhinney, Greg R.; Srinivas, Mysore S.; Warrier, Suresh E.. Offloading input/output (I/O) completion operations. USP2014098843673.
  130. Blumrich,Matthias A.; Chen,Dong; Gara,Alan G.; Giampapa,Mark E.; Heidelberger,Philip; Steinmacher Burow,Burkhard D.; Vranas,Pavlos M.. One-bounce network. USP2008117457303.
  131. Archer, Charles J.; Carey, James E.; Markland, Matthew W.; Sanders, Philip J.. Optimizing collective operations. USP2016089424087.
  132. Jain, Anket; Ramalingam, Ramkumar; Ravi, Lohith; VenkataKrishnan, S.. Parallel access of partially locked content of input file. USP20180810048990.
  133. Gulko,Abraham; Mellor,David. Parallel computing system, method and architecture. USP2007027174381.
  134. Yildiz, Huseyin S.; Toub, Stephen S.; Ringseth, Paul; Duffy, John. Parallel execution of a loop. USP2014088799629.
  135. Jia, Bin. Parallel pipelined vector reduction in a data processing system. USP2013058447954.
  136. Hirooka, Takashi; Ohta, Hiroshi; Iitsuka, Takayoshi; Kikuchi, Sumio. Parallel program generating method. USP2003096622301.
  137. Archer, Charles J.; Peters, Amanda; Ricard, Gary R.; Sidelnik, Albert; Smith, Brian E.. Parallel-prefix broadcast for a parallel-prefix operation on a parallel computer. USP2010077752421.
  138. Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael. Partitioning CUDA code for execution by a general purpose processor. USP2014078776030.
  139. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a deterministic reduction operation in a compute node organized into a branched tree topology. USP2013078489859.
  140. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a deterministic reduction operation in a parallel computer. USP2015028966224.
  141. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a deterministic reduction operation in a parallel computer. USP2015028949577.
  142. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a global barrier operation in a parallel computer. USP2014128910178.
  143. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a local barrier operation. USP2014038667502.
  144. Blocksome, Michael A.; Faraj, Daniel A.. Performing a local reduction operation on a parallel computer. USP2013068458244.
  145. Blocksome, Michael A.; Faraj, Daniel A.. Performing a local reduction operation on a parallel computer. USP2012128332460.
  146. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a scatterv operation on a hierarchical tree network optimized for collective operations. USP2013108565089.
  147. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Performing a vector collective operation on a parallel computer having a plurality of compute nodes. USP2013108549259.
  148. Archer, Charles J.; Peters, Amanda E.; Smith, Brian E.. Performing an all-to-all data exchange on a plurality of data buffers by performing swap operations. USP2012108281053.
  149. Archer, Charles J.; Peters, Amanda E.; Smith, Brian E.. Performing an all-to-all data exchange on a plurality of data buffers by performing swap operations. USP2014078775698.
  150. Faraj, Ahmad. Performing an allreduce operation on a plurality of compute nodes of a parallel computer. USP2013078484440.
  151. Faraj, Ahmad. Performing an allreduce operation on a plurality of compute nodes of a parallel computer. USP2012048161268.
  152. Faraj, Ahmad. Performing an allreduce operation on a plurality of compute nodes of a parallel computer. USP2013028375197.
  153. Archer, Charles J.; Dozsa, Gabor; Ratterman, Joseph D.; Smith, Brian E.. Performing an allreduce operation using shared memory. USP2012048161480.
  154. Le Grand, Scott M.. Performing an occurence count of radices. USP2012018094157.
  155. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan; Speight, William E.. Performing setup operations for receiving different amounts of data while processors are performing message passing interface tasks. USP2014118893148.
  156. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Rajamony, Ramakrishnan; Speight, William E.. Performing setup operations for receiving different amounts of data while processors are performing message passing interface tasks. USP2012078234652.
  157. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Processing communications events in parallel active messaging interface by awakening thread from wait state. USP2013108566841.
  158. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Processing data communications events by awakening threads in parallel active messaging interface of a parallel computer. USP2016039286145.
  159. Gootherts, Paul; Larson, Douglas V.. Processing thread launching using volunteer information. USP2009097594233.
  160. Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael. Processor dedicated code handling in a multi-processor environment. USP2009067549145.
  161. Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael. Processor dedicated code handling in a multi-processor environment. USP2012078219981.
  162. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  163. Le Grand, Scott M.. Reordering data using a series of offsets. USP2010037689541.
  164. Hohensee, Paul H.. Resource utilization monitor. USP2014038683483.
  165. Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael; Beylin, Boris; Kolhe, Jayant B.; Saylor, Douglas. Retargetting an application program for execution by a general purpose processor. USP2013128612732.
  166. Yamashita,Koichiro. Scheduling apparatus performing job scheduling of a parallel computer system. USP2006047024671.
  167. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Send-side matching of data communications messages. USP2014068756612.
  168. Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D.; Smith, Brian E.. Send-side matching of data communications messages. USP2014078776081.
  169. Blocksome, Michael; Dozsa, Gabor; Gooding, Thomas M.; Heidelberger, Philip; Kumar, Sameer; Mamidala, Amith R.; Miller, Douglas. Shared address collectives using counter mechanisms. USP2014028655962.
  170. Ali, Shoukat; Katrinis, Konstantinos; Schenfeld, Eugen; Li, Cheng-hong; Park, Alfred; Ajwani, Deepak. Simulating stream computing systems. USP2015049009007.
  171. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  172. Sathyanarayana, Karthik; DiVincenzo, Jonathan; Feng, Jie. Stream publishing and distribution capacity testing. USP2017099755945.
  173. Pike, Robert C.; Quinlan, Sean; Dorward, Sean M.; Dean, Jeffrey; Ghemawat, Sanjay. System and method for analyzing data records. USP2017119830357.
  174. Dutt,Bala; Kumar,Ajay; Susarla,Hanumantha R.. System and method for block-based concurrentization of software code. USP2008037346902.
  175. Dean, Jeffrey; Ghemawat, Sanjay. System and method for efficient large-scale data processing. USP2010017650331.
  176. Dutt,Bala; Kumar,Ajay; Susarla,Hanumantha R.. System and method for goal-based scheduling of blocks of code for concurrent execution. USP2007057222218.
  177. Aguilar, Jr.,Maximino; Day,Michael Norman; Nutter,Mark Richard; Xenidis,James. System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment. USP2008067389508.
  178. Arbouzov,Leonid M.; Bobrovsky,Konstantin S.. System and method for java preprocessor. USP2006016986129.
  179. Dean, Jeffrey; Ghemawat, Sanjay. System and method for large-scale data processing using an application-independent framework. USP2017049612883.
  180. Dean, Jeffrey; Ghemawat, Sanjay. System and method for large-scale data processing using an application-independent framework. USP2013128612510.
  181. Malewicz, Grzegorz; Dvorsky, Marian; Colohan, Christopher B.; Thomson, Derek P.; Levenberg, Joshua Louis. System and method for limiting the impact of stragglers in large-scale parallel data processing. USP2016079396036.
  182. Malewicz, Grzegorz; Dvorsky, Marian; Colohan, Christopher B.; Thomson, Derek P.; Levenberg, Joshua Louis. System and method for limiting the impact of stragglers in large-scale parallel data processing. USP2015069047141.
  183. Malewicz, Grzegorz; Dvorsky, Marian; Colohan, Christopher B.; Thomson, Derek P.; Levenberg, Joshua Louis. System and method for limiting the impact of stragglers in large-scale parallel data processing. USP2018029886325.
  184. Malewicz, Grzegorz; Dvorsky, Marian; Colohan, Christopher B.; Thomson, Derek P.; Levenberg, Joshua Louis. System and method for limiting the impact of stragglers in large-scale parallel data processing. USP2013088510538.
  185. Dutt, Bala; Kumar, Ajay; Susarla, Hanumantha R.. System and method for marking software code. USP2009107603664.
  186. Burlacu-Zane, Anca Gabriela; Zaafrani, Abderrazek. System and method for modulo addressing vectorization with invariant code motion. USP20190110180829.
  187. Aguilar, Jr.,Maximino; Craft,David; Day,Michael Norman; Hatakeyama,Akiyuki; Hofstee,Harm Peter; Suzuoki,Masakazu. System and method for selecting and using a signal processor in a multiprocessor system to operate as a security for encryption/decryption of data. USP2009017475257.
  188. Gordy, Robert Stephen; Spitzer, Terry. System and method for the distribution of a program among cooperating processing elements. USP2013028387033.
  189. Gordy, Robert Stephen; Spitzer, Terry. System and method for the distribution of a program among cooperating processing elements. USP2013028387034.
  190. Gordy, Robert Stephen; Spitzer, Terry. System and method for the distribution of a program among cooperating processors. USP2010077765536.
  191. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  192. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  193. Nils Nieuwejaar. System for facilitating remote access to parallel file system in a network using priviliged kernel mode and unpriviliged user mode to avoid processing failure. USP2002106463465.
  194. Brenner,Larry Bert; Browning,Luke Matthew. System for preventing periodic load balancing if processor associated with lightest local run queue has benefited from idle processor load balancing within a determined time period. USP2006016993767.
  195. Beaumont, Mark. System of rotating data in a plurality of processing elements. USP2014108856493.
  196. Agarwal, Shivali; Narang, Ankur; Shyamasundar, Rudrapatna K.. Systems and methods for affinity driven distributed scheduling of parallel computations. USP2015028959525.
  197. Bikshandi, Ganesh; Venkata, Krishna Nandivada; Peshansky, Igor; Saraswat, Vijay Anand. Systems and methods for automatically optimizing high performance computing programming languages. USP2014128924946.
  198. Takada, Aritoki. Systems and methods for managing public and private queues for a storage system. USP20181210162571.
  199. Levanoni,Yossi; Saha,Sanjib; Mehta,Bimal Kumar; Maybee,Paul; Graber,Lee; Sriram,Balasubramanian; Musayev,Eldar Azerovich; Smith,Kevin Bowen. Systems and methods for using metrics to control throttling and swapping in a message processing system. USP2008087412513.
  200. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  201. Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang. Task queue management of virtual devices using a plurality of processors. USP2009017478390.
  202. Garth,John Marland; Ruddy,James Alan; Shibamiya,Akira. Technique for determining an optimal number of tasks in a parallel database loading system with memory constraints. USP2006067058952.
  203. Peterson,Ricky Merle. Thread dispatch for multiprocessor computer systems. USP2009027487504.
  204. Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael. Thread-local memory reference promotion for translating CUDA code for execution by a general purpose processor. USP2013108572588.
  205. Ruge, Thomas. Transparency-conserving system, method and computer program product to generate and blend images. USP2011077978204.
  206. Levanoni, Yossi; Saha, Sanjib; Mehta, Bimal Kumar; Maybee, Paul; Graber, Lee; Sriram, Balasubramanian; Musayev, Eldar Azerovich; Smith, Kevin Bowen. Use of metrics to control throttling and swapping in a message processing. USP2016109471392.
  207. Nguyen, Trung N.; Rasor, Louis A.; Ruiz, Juan J.. Using send buffers and receive buffers for sending messages among nodes in a network. USP20181010097484.
  208. Grover, Vinod; Aarts, Bastiaan Joannes Matheus; Murphy, Michael. Variance analysis for translating CUDA code for execution by a general purpose processor. USP2015038984498.
  209. Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard. Virtual devices using a pluarlity of processors. USP2009027496917.
  210. Brokenshire, Daniel Alan; Day, Michael Norman; Minor, Barry L; Nutter, Mark Richard. Virtual devices using a plurality of processors. USP2013108549521.