$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electronic devices employing adhesive interconnections including plated particles 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/40
출원번호 US-0276259 (1999-03-25)
발명자 / 주소
  • Chung Kevin Kwong-Tai
출원인 / 주소
  • Amerasia International Technology, Inc.
대리인 / 주소
    Dann, Dorfman, Herrell and Skillman, P.C.
인용정보 피인용 횟수 : 34  인용 특허 : 20

초록

Electronic devices formed by bonding and interconnecting one or more electronic components to an electronic circuit substrate employ specialized adhesives comprising gold-plated, platinum-plated and/or palladium-plated particles in a polymeric adhesive system which may include thermoplastic or therm

대표청구항

[ What is claimed is:] [1.]1. An electronic device comprising:a substrate having contact pads thereon, wherein the contact pads are coated with an oxidation-resistant metal;a semiconductor chip having contact pads thereon coated with an oxidationresistant metal, wherein said semiconductor chip is co

이 특허에 인용된 특허 (20)

  1. Dery Ronald A. (Winston-Salem NC) Jones Warren C. (Winston-Salem NC) Lynn William J. (Groveland MA) Rowlette John R. (Clemmons NC), Anisotropically conductive adhesive composition.
  2. Bolger Justin C. (27 Rolling La. Dover MA 02030), Area bonding conductive adhesive preforms.
  3. Leon Joseph (Windham NH) Jones Peter (Londonderry NH), Combined busbar and electrical lead assembly.
  4. Oates William L. (Pompano Beach FL), Composite stencil for screen printing.
  5. Fujimura Kenji (Hachioji JPX) Sekiya Shigeru (Oume JPX) Kamio Kunimasa (Toyonaka JPX) Okuno Koichi (Izumiotsu JPX) Haraguchi Satoru (Minoo JPX) Ohasi Koiti (Higashiosaka JPX) Yamaguchi Hiroyuki (Toyo, Conductive paste.
  6. Yoshinaka Minoru (Osaka JPX) Asakura Eizo (Osaka JPX) Oku Mitsumasa (Osaka JPX) Kitano Motoi (Kawanishi JPX) Nakatani Yoshio (Chigasaki JPX) Yoshida Hideyuki (Amagasaki JPX) Hatta Toshiya (Kamakura J, Conductive resin composition containing zinc oxide whiskers having a tetrapod structure.
  7. Chandross Edwin A. (Berkeley Heights NJ) Sharpe Louis H. (Morris Township ; Morris County NJ), Electrical devices employing a conductive epoxy resin formulation as a bonding medium.
  8. Fujita ; Masanori ; Suzuki ; Sukenori, Electrically conductive adhesive connecting arrays of conductors.
  9. Sandborn James A. (Satellite Beach FL) Boan Bobby J. (Indian Harbor Beach FL), Electroconductive adhesive.
  10. Lo Randy (Campbell CA) Takiar Hem P. (Fremont CA), Encapsulation filler technology for molding active electronics components such as IC cards or PCMCIA cards.
  11. Kulesza Frank W. (Winchester MA) Estes Richard H. (Pelham NH), Flip chip bonding method using electrically conductive polymer bumps.
  12. Estes Richard H. (Pelham NH) Kulesza Frank W. (Winchester MA), Flip chip technology using electrically conductive polymers and dielectrics.
  13. Kulesza Frank W. (Winchester MA) Estes Richard H. (Pelham NH), Flip chip technology using electrically conductive polymers and dielectrics.
  14. Kwong Chung T. (Pennington NJ), Hyperconductive filled polymers.
  15. Ross Richard J. (Moraga CA) Campbell Jerry E. (Pacheco CA), Iso-thermal seal process for electronic devices.
  16. Kulesza Frank W. ; Estes Richard H., Method for forming electrically conductive polymer interconnects on electrical substrates.
  17. Schwiebert Matthew K. (Palo Alto CA) Campbell Donald T. (Campbell CA) Heydinger Matthew (Mountain View CA) Kraft Robert E. (Santa Clara CA) Vander Plas Hubert A. (Palo Alto CA), Method of bumping substrates by contained paste deposition.
  18. Kulesza Frank W. (Winchester MA) Estes Richard H. (Hollis NH), Method of forming electrically conductive polymer interconnects on electrical substrates.
  19. Jourdain Philippe (Evreux FRX) Florens ; deceased Georges E. (late of Cierrey FRX) Souquet ; representative Georges A. L. (Paris FRX), Method of simultaneously manufacturing multiple electrical connections between two electrical elements.
  20. Clayton James E., Thin multichip module.

이 특허를 인용한 특허 (34)

  1. Kaoru Fukuda JP; Kazuhide Terada JP; Nobuhiro Saito JP, Active solid polymer electrolyte membrane in solid polymer type fuel cell and process for the production thereof.
  2. Nesbitt, Bruce, Anti-microbial electrosurgical electrode and method of manufacturing same.
  3. Nesbitt,Bruce, Anti-microbial electrosurgical electrode and method of manufacturing same.
  4. Nesbitt,Bruce, Anti-microbial electrosurgical electrode and method of manufacturing same.
  5. Nesbitt,Bruce, Anti-microbial electrosurgical electrode and method of manufacturing the same.
  6. Sano,Takeshi; Yoshida,Yoshihiro; Ohkura,Hideaki; Kobayashi,Hirofumi, Bonded structure using conductive adhesives, and a manufacturing method thereof.
  7. Pendse, Rajendra D., Bump-on-lead flip chip interconnection.
  8. Kim, Yong Min; Kim, Jung Il; Tanaka, Ichiro; Kim, Young Tae; Kang, Heun Ku, Chip resistor and method of manufacturing the same.
  9. Nesbitt,Bruce, Coating reinforcing underlayment and method of manufacturing same.
  10. Abe,Hiroyuki; Igarashi,Shinya, Electronic device and thermal type flow meter on vehicle.
  11. Nesbitt, Bruce, Electrosurgical electrode and method of manufacturing same.
  12. Nesbitt, Bruce, Electrosurgical electrode and method of manufacturing same.
  13. Nesbitt, Bruce, Electrosurgical electrode and method of manufacturing same.
  14. Nesbitt, Bruce, Electrosurgical electrode and method of manufacturing same.
  15. Nesbitt,Bruce, Electrosurgical electrode and method of manufacturing same.
  16. Hanawa, Kenzo; Takahashi, Kazuaki, Fine copper powder and process for producing the same.
  17. Hozoji,Hiroshi; Morita,Toshiaki; Sasaki,Hiroshi, Method for mounting an electronic part on a substrate using a liquid containing metal particles.
  18. Nesbitt, Bruce, Method of forming a coating on a surface of a substrate.
  19. Nesbitt, Bruce, Method of forming a coating on a surface of a substrate.
  20. Nesbitt, Bruce, Method of forming a coating on a surface of a substrate.
  21. Eytcheson, Charles T., Method of mounting a circuit component and joint structure therefor.
  22. Aoki,Makoto; Hosoda,Kuniyasu, Module substrate and disk apparatus.
  23. Stevenson, Michael J.; Reeves, Robert Alan, Printed circuit techniques for polyethylene surfaces.
  24. Pendse, Rajendra D., Semiconductor device and method of forming bump-on-lead interconnection.
  25. Pendse, Rajendra D., Semiconductor device and method of forming bump-on-lead interconnection.
  26. Pendse, Rajendra D., Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask.
  27. Pendse, Rajendra D., Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask.
  28. Pendse, Rajendra D., Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask.
  29. Pendse, Rajendra D., Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask.
  30. Pendse, Rajendra D., Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask.
  31. Okigawa,Mitsuru, Semiconductor integrated device including support substrate fastened using resin, and manufacturing method thereof.
  32. Pendse, Rajendra D.; Kim, KyungOe; Kang, TaeWoo, Solder joint flip chip interconnection.
  33. Pendse, Rajendra D.; Kim, KyungOe; Kang, TaeWoo, Solder joint flip chip interconnection having relief structure.
  34. Shi,Song Hua; Chen,Tian An; Zhang,Jason; Certeza,Katrina, Underfill material to reduce ball limiting metallurgy delamination and cracking potential in semiconductor devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로