$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Incremental compilation of electronic design for work group 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0383479 (1999-08-26)
발명자 / 주소
  • Heile Francis B.
  • Fairbanks Brent A.
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Beyer Weaver & Thomas LLP
인용정보 피인용 횟수 : 85  인용 특허 : 55

초록

A work group computing system for facilitating programmable logic device design among multiple engineers has a global work space including design project source files, a compilation basis, a compilation report text file, a binary assignments database and a user-readable assignments text file. Any nu

대표청구항

[ We claim:] [1.]1. A method of incrementally compiling an electronic design within a work group computing system for implementation on a target hardware device, said method comprising:compiling a plurality of project source files representing said electronic design to produce a global basis specify

이 특허에 인용된 특허 (55)

  1. Scepanovic Ranko ; Koford James S. ; Andreev Alexander E.,RUX, Advanced modular cell placement system with wire length driven affinity system.
  2. Hong Merit, Automated method for adding attributes indentified on a schematic diagram to an integrated circuit layout.
  3. Tredennick Harry L. (Los Gatos CA) Van den Bout David E. (Apex NC), Baseboard and daughtercard apparatus for reconfigurable computing systems.
  4. Lazansky Richard W. (Pleasanton CA) Miller Thomas R. (Palo Alto CA) Coelho David R. (Fremont CA) Scott Kenneth E. (Fremont CA) Stanculescu Alec G. (San Mateo CA), Computer-aided engineering.
  5. Jones Edwin (Sunnyvale CA) Kong Soon (San Jose CA) Eirikkson Asgeir Th. (Los Gatos CA), Concurrently operating design tools in an electronic computer aided design system.
  6. Van Huben Gary Alan ; Mueller Joseph Lawrence ; Xiao Steve Yun ; Mak Joyce Chang, Data management system having shared libraries.
  7. Fukasawa Takayuki (Tiba JPX) Yamagishi Kunihiko (Kanagawa JPX) Sekine Masatoshi (Kanagawa JPX), Design aid method and design aid apparatus for integrated circuits.
  8. Southgate Timothy J. ; Wenzler Michael, Design file templates for implementation of logic designs.
  9. Chesebro Donald G. (Colchester VT) Kim Young O. (Santa Clara County CA) Lavin Mark A. (Westchester County NY) Maynard Daniel N. (Orleans County VT), Efficient generation of fill shapes for chips and packages.
  10. Herrmann Alan L. ; Nugent Greg P., Embedded logic analyzer for a programmable logic device.
  11. Drumm Anthony DeGroff, Engineering change management system employing a smart editor.
  12. Tse John ; Lee Fung Fung ; Mendel David Wolk, Fitting for incremental compilation of electronic designs.
  13. Pedersen Bruce ; Heile Francis B. ; Khalaf Marwan Adel ; Mendel David Wolk, Generation of sub-netlists for use in incremental compilation.
  14. Iwata Masatake (Kawasaki JPX) Kurabe Jun (Kawasaki JPX) Ichiji Hiroshi (Kawasaki JPX), Graphical user interface editing system.
  15. Stepczyk Frank M. ; Materna Anthony T. ; Hays Boyd, Graphical user interface for creating database integration specifications.
  16. Mittal Manmohan (Thousand Oaks CA), Hierarchical netlist extraction tool.
  17. Trimberger Stephen M. (San Jose CA), Hierarchical programming of electrically configurable integrated circuits.
  18. Shinsha Takao (Yokohama JPX) Morita Masato (Hadano JPX) Sakataya Yoshinori (Hadano JPX) Tsuchiya Yoji (Hiratsuka JPX) Hikosaka Mitsuhiro (Kawasaki JPX) Koshishita Junji (Yokohama WI JPX) Akiyama Keih, Incremental logic synthesis method.
  19. Drumm Anthony D. (Rochester MN), Incremental logic synthesis system for efficient revision of logic circuit designs.
  20. Hyduke Stanley M. (513 Jenny Dr. Newbury Park CA 91320), Instantaneous incremental compiler for producing logic circuit designs.
  21. Tokunoh Seiji,JPX ; Nishiyama Tamotsu,JPX ; Tsubata Shintaro,JPX, LSI Automated design system.
  22. Heile Francis B. ; Rawls Tamlyn V. ; Herrmann Alan L. ; Fairbanks Brent A. ; Karchmer David, Local compilation in context within a design hierarchy.
  23. Champagne Steven R. (Poughkeepsie NY) Nagelhout Gary J. (Wappingers Falls NY) Zych Peggy C. (Seven Hills OH), Locking and row by row modification of a database stored in a single master table and multiple virtual tables of a plura.
  24. Trimberger Stephen M. (San Jose CA) Chene Mon-Ren (Cupertino CA), Logic placement using positionally asymmetrical partitioning method.
  25. Matsumoto Kazuhiko,JPX ; Shinsha Takao,JPX ; Hayashi Nobuyuki,JPX ; Sakaki Hiromoto,JPX ; Tandai Miyako,JPX ; Yamada Yasunori,JPX ; Nakata Takahiro,JPX ; Moriwaki Kaoru,JPX ; Koshishita Junji,JPX, Logic synthesis method and system with intermediate circuit files.
  26. Muroga Saburo (Urbana IL), Logic synthesizer for engineering changes.
  27. Southgate Timothy J., Method and apparatus for automated circuit design.
  28. Drumm Anthony DeGroff, Method and apparatus for automatic post-layout optimization of an integrated circuit.
  29. Parlour David B., Method and apparatus for making incremental changes to an integrated circuit design.
  30. Sato Kenichi,JPX ; Shirota Norihisa,JPX ; Iida Yasuhiro,JPX ; Sasano Mitsuru,JPX, Method and apparatus for the design of a circuit.
  31. Lawrence Roger P. (Cupertino CA) Dance John R. (Cupertino CA), Method and apparatus of incrementally linking components of a modeled computer program.
  32. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  33. Dangelo Carlos ; Nagasamy Vijay ; Ponukumati Vijayanand, Method and system for creating and validating low-level description of electronic design.
  34. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Watkins Daniel R. (Los Altos CA), Method and system for creating, deriving and validating structural description of electronic system from higher level, b.
  35. Duncan Robert G. (Castroville CA), Method for entering state flow diagrams using schematic editor programs.
  36. Knapp Steven K. (Santa Clara CA) Seidel Jorge P. (San Jose CA) Kelem Steven H. (Los Altos Hills CA), Method for generating logic modules from a high level block diagram.
  37. Freidin Philip M. (Sunnyvale CA), Method for providing multiple function symbols.
  38. Mendel David W. (Menlo Park CA), Methods for allocating circuit elements between circuit groups.
  39. Lee Jan Young, Methods for implementing circuit designs in physical circuits.
  40. Alashqur Abdallah M. (Dallas TX), O-R gateway: a system for connecting object-oriented application programs and relational databases.
  41. Nosenchuck Daniel M. (Mercerville NJ), Optimizing compiler for computers.
  42. Shackleford J. Barry,JPX ; Yasuda Mitsuhiro,JPX ; Okushi Etsuko,JPX, Processor synthesis system and processor synthesis method.
  43. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Fransisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
  44. Rupp Charle R., Reconfigurable computer architecture for use in signal processing applications.
  45. Kazarian Peter J. (Cupertino CA) Pedersen Bruce B. (San Jose CA) Heile Francis B. (Santa Clara CA) Mendel David Wolk (Sunnyvale CA), Routing connections for programmable logic array integrated circuits.
  46. Joshi Rajiv Vasant ; Joshi Suchitra Rajiv, Rule-based method for designing user interfaces for applications.
  47. Hyduke Stanley M. (3525 Old Conejo Rd. ; Ste. #111 Newbury Park CA 91320), Simulation of selected logic circuit designs.
  48. Rostoker Michael D. (San Jose CA) Watkins Daniel R. (Los Altos CA), System and method for creating and validating structural description of electronic system.
  49. Rostoker Michael D. ; Watkins Daniel R., System and method for creating and validating structural description of electronic system from higher-level and behavior.
  50. Heavlin William D., System and method for designing, fabricating and testing multiple cell test structures to validate a cell library.
  51. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  52. Gupte Vilas V. ; Adkar Sanjay, System simulation for testing integrated circuit models.
  53. Van Den Bout David E. (Apex NC) Tredennick Harry L. (Los Gatos CA), Universal reconfigurable printed circuit board.
  54. Bly Sara A. (Mountain View CA) Hodges Jeffrey D. (Newark CA) Kupfer Michael D. (Mountain View CA) Lewis Brian T. (Palo Alto CA) Tallan Michael L. (Mountain View CA) Tom Stephen B. (San Francisco CA), Updating local copy of shared data in a collaborative system.
  55. Heile Francis B. ; Fairbanks Brent A., Work group computing for electronic design automation.

이 특허를 인용한 특허 (85)

  1. Honary, Hooman; Chen, Inching; Tsui, Ernest T., Allocation of combined or separate data and control planes.
  2. Honary,Hooman; Chen,Inching; Tsui,Ernest T., Allocation of combined or separate data and control planes.
  3. Chen, Chih-Ang; Moon, Joong-Seok; Zhu, Juhong; Gulati, Gaurav S.; Moallem, Maziar H.; Nayman, Greg H.; Avra, Richard F., Automated framework for programmable logic device implementation of integrated circuit design.
  4. Chen, Chih-Ang, Automated pad ring generation for programmable logic device implementation of integrated circuit design.
  5. Chen, Chih-Ang, Automated pin multiplexing for programmable logic device implementation of integrated circuit design.
  6. Roach, Warren; Williams, Steven R.; Reiber, Troy J.; Burdine, Steven C., Automatic real-time file management method and apparatus.
  7. Roach, Warren; Williams, Steven R; Reiber, Troy; Burdine, Steven C, Automatic real-time file management method and apparatus.
  8. Clemm, Geoffrey M.; Douros, Bryan P.; Mishkin, Nathaniel W.; Yutkowitz, Carol D., Computer method and apparatus for managing software configurations using change flow hierarchies.
  9. Heidenreich, James Ralph; Higgins, Linda Shawn, Computer-implemented system and method for facilitating the development and documentation of user thinking about an arbitrary problem.
  10. Tsai,Vicki W.; Honary,Hooman; Tsui,Ernest T., Constraints-directed compilation for heterogeneous reconfigurable architectures.
  11. Aranha, Rohan; Tuck, Paul; Miller, John Ernest; Wang, Chih-Ping; Neimat, Marie-Anne; Cheung, Susan Sokeng, Database system with active standby and nodes.
  12. Nikitin, Andrey A.; Zolotykh, Andrej A.; Radovanovic, Nikola, Direct transformation of engineering change orders to synthesized IC chip designs.
  13. Kusmer, Steven R.; Rhoton, King; Schectman, Hal R.; Schultz, Dietrich W.; Thompson, Michael P.; Wallace, Kevin G.; Herring, Brian D., Dual context interaction with a content object for facilitating content creation and software development.
  14. Giffel, Barry A., Dynamic rule checking in electronic design automation.
  15. Chen, Chih-Ang, Engineering change order language for modifying integrated circuit design files for programmable logic device implementation.
  16. MacNaughton, Neil; Lahiri, Tirthankar; Malhotra, Varun, Global checkpoint SCN.
  17. Martinsson, Lars E.; Dumay, Mikhail, Hierarchy nodes derived based on parent/child foreign key and/or range values on parent node.
  18. Gitu Jain ; Soren T. Soe, Incremental logic synthesis system for revisions of logic circuit designs.
  19. Groves, Mark; Jacobsen, Jens; Dutta, Suhail; Trewin, Tracey Glass, Integrated work lists for engineering project change management.
  20. Chin, Choi Phaik; Goh, Denis Chuan Hu, Interactive simplification of schematic diagram of integrated circuit design.
  21. Fumiyasu Kato JP, LSI design method which never produces timing error having influence on entire specification of LSI function, after design of layout and circuit of detailed portion.
  22. Lam Leventis,Carolyn; Borer,Terry; Singh,Deshanand, Leveraging combinations of synthesis, placement and incremental optimizations.
  23. Kaniwa, Tomo; Nishio, Yoshitaka; Konno, Eiichi; Nakagawa, Manabu; Onishi, Yukihiko, Link system, link program, and link method.
  24. Ochotta, Emil S.; Stiehl, William W.; Shiflet, Eric M.; Leavesley, III, W. Story, Method and apparatus for circuit design closure using partitions.
  25. Singh,Deshanand P.; Borer,Terry P.; Caranci,Steven; Vanderhoek,Tim; Hamer,Ivan; Kuo,Jimmy; Guzy,Przemek; Grbic,Alexander; Katzin,Rebecca; Brown,Stephen D.; Vranesic,Zvonko, Method and apparatus for designing systems using logic regions.
  26. Sakane,Hirofumi; Yakay,Levent; Karna,Vishal; Leung,Clement; Gao,Guang R., Method and apparatus for emulation of logic circuits.
  27. Perry,Steven; Nixon,Gregor; Scott,Alasdair; Marti,Philippe, Method and apparatus for extending the capabilities of tools used for designing systems on programmable logic devices by registering a user specified procedure.
  28. Perry,Steven; Nixon,Gregor; Abu Lebdeh,Ziad; Scott,Alasdair; Marti,Philippe, Method and apparatus for extending the capabilities of tools used for designing systems on programmable logic devices to satisfy timing requirements.
  29. Borer, Terry; Leaver, Andrew; Karchmer, David; Quan, Gabriel; Brown, Stephen D., Method and apparatus for performing compilation using multiple design flows.
  30. Padalia, Ketan; Fung, Ryan, Method and apparatus for performing efficient incremental compilation.
  31. Padalia, Ketan; Fung, Ryan, Method and apparatus for performing efficient incremental compilation.
  32. Singh, Deshanand; McHardy, Paul; Sanford, Chris; Quan, Gabriel; Borer, Terry; Chesal, Ian; Manohararajah, Valavan; Hamer, Ivan; Brown, Stephen D., Method and apparatus for performing layout-driven optimizations on field programmable gate arrays.
  33. Singh, Deshanand P.; Brown, Stephen D.; Borer, Terry P.; Sanford, Chris; Quan, Gabriel, Method and apparatus for placement of components onto programmable logic devices.
  34. Singh,Deshanand P.; Brown,Stephen D.; Borer,Terry P.; Sanford,Chris; Quan,Gabriel, Method and apparatus for placement of components onto programmable logic devices.
  35. Eccles,Robert E.; Roberts,Mark Brian, Method and apparatus for rule file generation.
  36. Kee,Thomas E.; Kearny,Ryan C.; DeCaprio,Donald Joseph; Saether,Christian D., Method and system for automatically updating content stored on servers connected by a network.
  37. Christian D. Saether ; David E. Sloat, Method and system for automatically updating the version of a set of files stored on content servers.
  38. Kee, Thomas E.; Kearny, Ryan C.; DeCaprio, Donald Joseph; Saether, Christian D., Method and system for automatically updating the version of a set of files stored on content servers.
  39. Garin, Jr., Benedicto E.; Girkar, Mahesh B.; Li, Yunrui; Panteleenko, Vsevolod; Srihari, Vinay H., Method for maximizing throughput and minimizing transactions response times on the primary system in the presence of a zero data loss standby replica.
  40. Reuter,Thomas, Method for planning and/or configuring a project.
  41. Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  42. Farrugia,Jennifer; Ahmed,Elias; Bourgeault,Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  43. Beck, Hans-Joachim, Method for projecting and/or configuring a project.
  44. Peterson, Jonathan M.; Stark, Magnus H.; Kozee, Jacqueline E.; Atkinson, M. Cort; Hodges, Donna Kay; Bonner, Bridget N.; Muth, Mario, Methods and systems for electronic data exchange utilizing centralized management technology.
  45. Peterson, Jonathan M.; Stark, Magnus H.; Kozee, Jacqueline E.; Atkinson, M. Cort; Hodges, Donna Kay; Bonner, Bridget N.; Muth, Mario, Methods and systems for electronic data exchange utilizing centralized management technology.
  46. Eriksson, Marcus; Hallerstrom Sjostedt, Svante Magnus Ulfstand; Lewin, Mathias; Gardenfors, Dan Zacharias, Methods and systems for pausing and resuming a meeting session.
  47. Eriksson, Marcus; Hallerstrom Sjostedt, Svante Magnus Ulfstand; Lewin, Mathias; Gardenfors, Dan Zacharias, Methods and systems for pausing and resuming a meeting session.
  48. Herzl, Robert D.; Horton, Robert S.; Lauricella, Kenneth A.; Milton, David W.; Ogilvie, Clarence R.; Schanely, Paul M.; Sharma, Nitin; Wilder, Tad J.; Winn, Charles B., Minimizing impact of design changes for integrated circuit designs.
  49. Satou, Ryouta; Maehashi, Takahiko, Multi-board design apparatus, multi-board design method, program and computer-readable recording medium.
  50. Becer, Murat R.; Geada, Joao M.; La France, Lee; Rethman, Nicholas; Shen, Qian, Multi-engine static analysis.
  51. Srivastava, Amrish; Li, Yunrui; Girkar, Mahesh Baburao, Multi-instance redo apply.
  52. Ochotta,Emil S.; Stiehl,William W.; Shiflet,Eric; Leavesley, III,W. Story, Partition-based incremental implementation flow for use with a programmable logic device.
  53. Bell, II, William R.; Stiehl, William W.; Ochotta, Emil S.; Leavesley, III, W. Story, Plug-in component-based dependency management for partitions within an incremental implementation flow.
  54. Chan, Wilson Wai Shun; Unnithan, Chandrajith Ramachandran, Read mostly instances.
  55. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
  56. Hu, Wei Ming; Loaiza, Juan R.; Li, Yunrui; Srihari, Vinay H., Reduced disk space standby.
  57. Schmitt,Andreas Simon; Blumenthal,Andreas; Prestel,Helmut; Bertelsmeier,Frank, Reducing recompilation frequency.
  58. Clemm, Geoffrey M., Selective notifications according to merge distance for software version branches within a software configuration management.
  59. Clemm, Geoffrey M., Selective notifications according to merge distance for software version branches within a software configuration management system.
  60. Clemm, Geoffrey M., Selective notifications according to merge distance for software version branches within a software configuration management system.
  61. Clemm, Geoffrey M., Selective notifications according to merge distance for software version branches within a software configuration management system.
  62. Chang, Chih-Hsien; Peng, Yung-Chow; Hsueh, Fu-Lung, Semiconductor device design system and method of using the same.
  63. Hodges, Donna Kay; Kreiner, Barrett M.; Menon, Jai P.; Walton, Tommy W.; Rehkopf, Thomas W.; Tischer, Steven Neil, Service-oriented architecture systems and methods.
  64. Szabo, Paul I.; Amdahl, Saxon Carl, Smart prefetching of data over a network.
  65. Szabo, Paul I.; Amdahl, Saxon Carl, Smart prefetching of data over a network.
  66. Brown,Bobby B.; Hudson,Shawn M.; Wright,John J., Software build tool with revised code version based on description of revisions and authorizing build based on change report that has been approved.
  67. Bouldin, Lee Edward; Winn, Joshua Daniel, Support of undeveloped features in multi-user CAx environment.
  68. Chadzynski, Pawel Z., Synchronous and asynchronous collaboration between heterogeneous applications.
  69. Mielke, David James; Batchelor, Dennis B., System and method for applying timing models in a static-timing analysis of a hierarchical integrated circuit design.
  70. Bhatia, Rishi, System and method for backing up open files of a source control management repository.
  71. Heidenreich, James Ralph; Higgins, Linda Shawn, System and method for facilitating and evaluating user thinking about an arbitrary problem using archetype process.
  72. Heidenreich, James Ralph; Higgins, Linda Shawn, System and method for facilitating collaboration and multiple user thinking or cooperation regarding an arbitrary problem.
  73. Topfl, Lou; Menon, Jai P., System and method for server-based predictive caching of back-end system data.
  74. Higgins,Linda S.; Heidenreich,James R., System and method of facilitating and evaluating user thinking about an arbitrary problem.
  75. Higgins,Linda S.; Heidenreich,James R., System and method of facilitating and evaluating user thinking about an arbitrary problem using an archetype problem structure.
  76. Higgins,Linda S.; Heidenreich,James R., System and method of facilitating and evaluating user thinking about an arbitrary problem using an archetype process.
  77. Higgins,Linda S.; Heidenreich,James R., System and method of facilitating and evaluating user thinking about an arbitrary problem using visual feedback.
  78. Heidenreich, James Ralph; Higgins, Linda Shawn, System and method to provide a customized problem solving environment for the development of user thinking about an arbitrary problem.
  79. Heidenreich, James Ralph; Higgins, Linda Shawn, System and method to provide a customized problem solving environment for the development of user thinking about an arbitrary problem.
  80. Higgins, Linda Shawn; Heidenreich, James Ralph, System and method to provide a customized problem solving environment for the development of user thinking about an arbitrary problem.
  81. Heidenreich, James Ralph; Higgins, Linda Shawn, System and methods for facilitating and documenting user thinking and learning using enhanced interactive constructs.
  82. Heidenreich, James Ralph; Higgins, Linda Shawn, Systems and methods for archetype enabled research and search.
  83. Tiong, Spencer Hao; Lim, Alvin Swee Hock, Systems and methods for generating hardware description code.
  84. Becer, Murat R.; Geada, Joao M.; Katz, Isadore T.; La France, Lee, Timing variation characterization.
  85. Livshits,Artem Y.; Antos,Christopher J., Undoing changes in a software configuration management system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로