$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High performance data paths 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/00
  • G06F-013/00
출원번호 US-0093143 (1998-06-08)
발명자 / 주소
  • Krull Nicholas J.
  • Burns William A.
  • Selkirk Stephen S.
출원인 / 주소
  • Storage Technology Corporation
대리인 / 주소
    Brooks & Kushman P.C.
인용정보 피인용 횟수 : 167  인용 특허 : 20

초록 ▼

A system for busing data in a DASD controller is described. The system includes adapters serving computer elements such as processors and disk arrays. Cache memory in the controller is divided amongst memory cards. At least one switch is connected to each memory card. Bidirectional multichannel seri

대표청구항 ▼

[ What is claimed is:] [1.]1. A system for busing data in a direct access storage device (DASD) controller, the DASD controller serving a plurality of computer elements, the system comprising:a plurality of adapters, each adapter in communication with one of the computer elements;a plurality of memo

이 특허에 인용된 특허 (20)

  1. Davies David C. (Chelmsford MA) Vonada Donald G. (Stow MA), Clock recovery for serial data communications system.
    상세보기
  2. Mu Albert ; Larson Jeffrey D., Crossbar switch and method with reduced voltage swing and no internal blocking data path.
    상세보기
  3. Suemura Yoshihiko,JPX ; Henmi Naoya,JPX, Datalink system and communication network.
    상세보기
  4. Houlberg Christian L. (9524 Oneida St. Ventura CA 93004) Pacl Jeffrey J. (1024 E. Stroube St. Oxnard CA 93030), Digital interface circuit.
    상세보기
  5. Awiszio DesireA. (Worchester) Soman Satish (Hudson) Clark Paul H. (Westborough MA), Dual-path computer interconnect system with four-ported packet memory control.
    상세보기
  6. Ducaroir Francois ; Nakamura Karl S. ; Jenkins Michael O., Enhanced receiving chip for a computer monitor.
    상세보기
  7. Caspi Rami (Haifa ILX) Galin Robert (Cupertino CA), Flexible switching hub for a communication network.
    상세보기
  8. Levinson Frank H. (Palo Alto CA) Farley Mark J. (Napa CA) Vu Minh Q. (San Jose CA) Leung Calvin P.-K. (Newark CA), High speed network switch.
    상세보기
  9. Chen Dao-Long ; Waldron Robert D. ; Nguyen Khanh C., Integral bit error rate test system for serial data communication links.
    상세보기
  10. Iwatsuki Kazuko,JPX ; Wada Hiroyuki,JPX, LAN adaptor system for judging a port type from among a plurality of port types in accordance with a content of a contro.
    상세보기
  11. Ebersole Ronald J. (Beaverton OR) Pollack Frederick J. (Portland OR), Local area network with an active star topology comprising ring controllers having ring monitor logic function.
    상세보기
  12. Murray David E. ; Wooten David R., Low speed serial bus protocol and circuitry.
    상세보기
  13. Jain Vipin Kumar ; Nessett Danny M. ; Sherer William Paul, Method and apparatus for authentication process of a star or hub network connection ports by detecting interruption in link beat.
    상세보기
  14. Krause Jeffrey J. (Los Altos CA) Harris ; Jr. George W. (Mountain View CA) Lagueux ; Jr. Richard A. (San Jose CA) Kafiero Luca (Palo Alto CA) DeNicolo Maurilio T. (Mountain View CA) Mazzolo Mario (Ca, Method and apparatus for coupling computer work stations.
    상세보기
  15. Carusone ; Jr. Anthony (Tucson AZ) Garrigan Albert W. (Wappingers Falls NY) Hunsinger Wayne (Endwell NY) Moffitt Gerald T. (San Jose CA) Taylor Jordan M. (Poughkeepsie NY) Tendolkar Nandakamar N. (Wa, Method and apparatus for isolating faults in a network having serially connected links.
    상세보기
  16. Coleman John J. (Poughkeepsie NY) Coleman Ronald G. (Hyde Park NY) Monroe Owen K. (Port Ewen NY) Stucke Robert F. (Saugerties NY) Vanderbeck Elizabeth A. (Kingston NY) Bello Stephen E. (Kingston NY) , Multiprocessor system with distributed memory.
    상세보기
  17. McMillen Robert J. (Long Beach CA) Rosman Andrew (Los Alamitos CA), Packet switched multiport memory NXM switch node and processing method.
    상세보기
  18. Burzio Marco,ITX ; Pellegrino Paolo,ITX, Serializing-parallelizing circuit for high speed digital signals.
    상세보기
  19. Burns William ; Lucas Michael, System and method for multiplexing serial links.
    상세보기
  20. Haddock Stephen R. ; Harwood Michael J. ; Schneider Herb O., Use of video DRAM for memory storage in a local area network port of a switching hub.
    상세보기

이 특허를 인용한 특허 (167)

  1. Larson, Douglas A.; Cronin, Jeffrey J, Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  2. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  3. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  4. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
    상세보기
  5. Jeddeloh, Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  6. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  7. Jeddeloh,Joseph M., Apparatus and method for direct memory access in a hub-based memory system.
    상세보기
  8. Radke,William; Peterson,James R., Apparatus and method for distributed memory control in a graphics processing system.
    상세보기
  9. Meyer, James W.; Kanski, Cory, Arbitration system and method for memory responses in a hub-based memory system.
    상세보기
  10. Meyer,James W.; Kanski,Cory, Arbitration system and method for memory responses in a hub-based memory system.
    상세보기
  11. Jeddeloh, Joseph, Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  12. Jeddeloh, Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  13. Jeddeloh,Joseph M., Buffer control system and method for a memory system having outstanding read and write request buffers.
    상세보기
  14. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
    상세보기
  15. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
    상세보기
  16. Chu, William W. Y., Computer system including CPU or peripheral bridge directly connected to a low voltage differential signal channel that communicates serial bits of a peripheral component interconnect bus transaction in opposite directions.
    상세보기
  17. Chu, William W. Y., Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits.
    상세보기
  18. Chu, William W. Y., Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits.
    상세보기
  19. Chu, William W. Y., Computer system including peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits.
    상세보기
  20. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  21. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  22. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  23. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  24. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  25. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  26. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  27. Chu, William W. Y., Data security method and device for computer modules.
    상세보기
  28. Porat,Ofer; Campbell,Brian K.; Xu,Jane; Bruno,Eric J.; Wilson,Paul C., Data storage system.
    상세보기
  29. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  30. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  31. LaBerge, Paul A., Delay line synchronizer apparatus and method.
    상세보기
  32. Bruner, Curtis H.; Carlson, Lance R.; Mast, Jeffrey E., Digital device configuration and method.
    상세보기
  33. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  34. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  35. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  36. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  37. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  38. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  39. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  40. Bruner, Curtis H.; Fletcher, John F.; Fletcher, Frida E. R., Digital device configuration and method.
    상세보기
  41. LaBerge, Paul A., Dynamic command and/or address mirroring system and method for memory modules.
    상세보기
  42. LaBerge,Paul A., Dynamic command and/or address mirroring system and method for memory modules.
    상세보기
  43. Fenner, Martin, Enhanced computer processor and memory management architecture.
    상세보기
  44. Chengson, David P.; Wu, Chang-Hong, Low latency serial memory interface.
    상세보기
  45. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  46. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  47. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  48. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
    상세보기
  49. Jeddeloh, Joseph M., Memory hub and access method having a sequencer and internal row caching.
    상세보기
  50. Lee, Terry R.; Jeddeloh, Joseph, Memory hub and access method having internal prefetch buffers.
    상세보기
  51. Lee,Terry R.; Jeddeloh,Joseph, Memory hub and access method having internal prefetch buffers.
    상세보기
  52. Lee,Terry R.; Jeddeloh,Joseph M., Memory hub and access method having internal prefetch buffers.
    상세보기
  53. Jeddeloh, Joseph M., Memory hub and method for memory sequencing.
    상세보기
  54. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
    상세보기
  55. Jeddeloh,Joseph M., Memory hub and method for memory sequencing.
    상세보기
  56. Jeddeloh, Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  57. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  58. Jeddeloh,Joseph M., Memory hub and method for memory system performance monitoring.
    상세보기
  59. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
    상세보기
  60. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
    상세보기
  61. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  62. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  63. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  64. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  65. Jobs,Jeffrey R.; Stenglein,Thomas A., Memory hub architecture having programmable lane widths.
    상세보기
  66. Jeddeloh, Joseph M., Memory hub bypass circuit and method.
    상세보기
  67. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  68. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  69. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
    상세보기
  70. Jeddeloh, Joseph M., Memory hub tester interface and method for use thereof.
    상세보기
  71. Jeddeloh,Joseph M., Memory hub tester interface and method for use thereof.
    상세보기
  72. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  73. Schnepper, Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  74. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  75. Schnepper,Randy L., Memory hub with integrated non-volatile memory.
    상세보기
  76. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  77. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  78. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  79. Jeddeloh,Joseph M., Memory hub with internal cache and/or memory access prediction.
    상세보기
  80. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  81. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  82. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
    상세보기
  83. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  84. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  85. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
    상세보기
  86. Jeddeloh, Joseph M.; Lee, Terry R., Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules.
    상세보기
  87. Yi, Cheng; Liao, Heng; Leung, Calvin, Method and apparatus for SAS open address frame processing in SAS expanders.
    상세보기
  88. Singh, Shanker, Method and apparatus for memory with embedded processor.
    상세보기
  89. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
    상세보기
  90. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
    상세보기
  91. Jeddeloh, Joseph M.; Lee, Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  92. Jeddeloh,Joseph M.; Lee,Terry R., Method and system for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  93. Miller, Michael; Thiesfeld, Charles William, Method and system for data path verification.
    상세보기
  94. Thiesfeld, Charles William; Miller, Michael Howard, Method and system for data path verification.
    상세보기
  95. James, Ralph, Method and system for synchronizing communications links in a hub-based memory system.
    상세보기
  96. James,Ralph, Method and system for synchronizing communications links in a hub-based memory system.
    상세보기
  97. Cronin, Jeffrey J.; Larson, Douglas A., Method and system for terminating write commands in a hub-based memory system.
    상세보기
  98. Cronin,Jeffrey J.; Larson,Douglas A., Method and system for terminating write commands in a hub-based memory system.
    상세보기
  99. Chu, William W. Y., Method of improving peripheral component interface communications utilizing a low voltage differential signal channel.
    상세보기
  100. Chu, William W. Y., Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data.
    상세보기
  101. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  102. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  103. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  104. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  105. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  106. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
    상세보기
  107. Ngai,Henry P., Optimized topographies for dynamic allocation of PCI express lanes using differential muxes to additional lanes to a host.
    상세보기
  108. Chu, William W. Y., Password protected modular computer method and device.
    상세보기
  109. Chu, William W. Y., Password protected modular computer method and device.
    상세보기
  110. Chu, William W. Y., Password protected modular computer method and device.
    상세보기
  111. Jeddeloh,Joseph M.; Lee,Terry R., Posted write buffers and methods of posting write requests in memory modules.
    상세보기
  112. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  113. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  114. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
    상세보기
  115. Lee,Terry R.; Jeddeloh,Joseph M., Reconfigurable memory module and method.
    상세보기
  116. Bayer, Nimrod; Peleg, Aviely, Shared memory system for a tightly-coupled multiprocessor.
    상세보기
  117. Binkert, Nathan; Jouppi, Norm; Schreiber, Robert; Ahn, Jung Ho; McLaren, Moray, Synchronous optical bus providing communication between computer system components.
    상세보기
  118. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  119. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  120. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
    상세보기
  121. Jeddeloh,Joseph M., System and method for arbitration of memory responses in a hub-based memory system.
    상세보기
  122. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
    상세보기
  123. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
    상세보기
  124. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  125. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  126. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  127. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  128. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  129. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  130. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
    상세보기
  131. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
    상세보기
  132. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
    상세보기
  133. Jeddeloh, Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  134. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  135. Jeddeloh,Joseph M., System and method for on-board diagnostics of memory modules.
    상세보기
  136. Jeddeloh, Joseph M., System and method for on-board timing margin testing of memory modules.
    상세보기
  137. Jeddeloh,Joseph M., System and method for on-board timing margin testing of memory modules.
    상세보기
  138. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  139. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  140. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  141. Taylor,George R., System and method for optically interconnecting memory devices.
    상세보기
  142. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  143. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  144. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
    상세보기
  145. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  146. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  147. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
    상세보기
  148. Jeddeloh, Joseph M.; LaBerge, Paul, System and method for read synchronization of memory modules.
    상세보기
  149. Jeddeloh, Joseph M.; LaBerge, Paul A., System and method for read synchronization of memory modules.
    상세보기
  150. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
    상세보기
  151. Jeddeloh,Joseph M.; LaBerge,Paul, System and method for read synchronization of memory modules.
    상세보기
  152. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  153. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  154. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
    상세보기
  155. Jeddeloh, Joseph M., System and method for self-testing and repair of memory modules.
    상세보기
  156. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  157. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  158. James,Ralph; Jeddeloh,Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
    상세보기
  159. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  160. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  161. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
    상세보기
  162. Jeddeloh, Joseph M.; Lee, Terry R., System for controlling memory accesses to memory modules having a memory hub architecture.
    상세보기
  163. Hannuksela, Miska, Video coding.
    상세보기
  164. Hannuksela, Miska, Video coding.
    상세보기
  165. Hannuksela,Miska, Video coding.
    상세보기
  166. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
    상세보기
  167. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로