$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thin microelectronic substrates and methods of manufacture 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
출원번호 US-0589244 (2000-06-07)
발명자 / 주소
  • Larson Charles E.
  • Murphy Timothy E.
  • Taylor Bryan L.
  • Long Jon M.
  • Ellis Mark W.
  • Riley Vincent L.
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Perkins Coie LLP
인용정보 피인용 횟수 : 38  인용 특허 : 2

초록

A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids

대표청구항

[ What is claimed is:] [1.]1. A method for processing a microelectronic substrate, comprising:providing a microelectronic substrate having a first surface and a second surface facing a direction opposite from the first surface;forming a plurality of voids in the microelectronic substrate, each void

이 특허에 인용된 특허 (2)

  1. Bruel Michel (Veurey FRX), Process for the production of a relief structure on a semiconductor material support.
  2. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.

이 특허를 인용한 특허 (38)

  1. Benson, Peter A., Apparatus for spin coating semiconductor substrates.
  2. Slomiany, Scott D., Bonus game.
  3. Slomiany, Scott D., Bonus game.
  4. Slomiany, Scott D., Gaming device and method for providing a game with a budget.
  5. Slomiany, Scott D., Gaming system and method for providing a selection game.
  6. Tremblay, Amanda; Zielinski, John H.; Mayne, Nicholas; Hughes, William Keith, Gaming system, gaming device, and method for providing a selection game with offer and acceptance features.
  7. Tremblay, Amanda; Zielinski, John H.; Mayne, Nicholas; Hughes, William Keith, Gaming system, gaming device, and method for providing a selection game with offer and acceptance features.
  8. Seng,Eric Tan Swee; Chye,Lim Thiam, Invertible microfeature device packages.
  9. Seng,Eric Tan Swee; Lim,Thiam Chye, Invertible microfeature device packages.
  10. Omote,Koji; Mizukoshi,Masataka, Method of fabricating semiconductor device and semiconductor device.
  11. Farnworth, Warren M., Methods for formation of recessed encapsulated microelectronic devices.
  12. Wood, Alan G.; Farnworth, Warren M.; Hembree, David R.; Rigg, Sidney B.; Hiatt, William M.; Benson, Peter; Kirby, Kyle K.; Akram, Salman, Methods for thinning semiconductor substrates that employ support structures formed on the substrates.
  13. Wood, Alan G.; Farnworth, Warren M.; Watkins, Charles M.; Benson, Peter A., Methods of fabricating a microlens including selectively curing flowable, uncured optically trasmissive material.
  14. Wood,Alan G.; Farnworth,Warren M.; Watkins,Charles M.; Benson,Peter A., Methods of forming conductive elements using organometallic layers and flowable, curable conductive materials.
  15. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  16. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  17. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  18. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  19. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  20. Wood,Alan G.; Farnworth,Warren M.; Watkins,Charles M.; Benson,Peter A., Microlenses including a plurality of mutually adhered layers of optically transmissive material and systems including the same.
  21. Chye, Lim Thiam; Fee, Setho Sing; Seng, Eric Tan Swee, Packaged microelectronic component assemblies.
  22. Eng, Meow Koon; Low, Sui Waf; Chan, Min Yu; Chia, Yong Poo; Ser, Bok Leng; Zhou, Wei, Packaged microelectronic components.
  23. Koon,Eng Meow; Waf,Low Siu; Yu,Chan Min; Poo,Chia Yong; Leng,Ser Bok; Wei,Zhou, Packaged microelectronic components.
  24. Koon, Eng Meow; Waf, Low Siu; Yu, Chan Min; Poo, Chia Yong; Leng, Ser Bok; Wei, Zhou, Packaged microelectronic components with terminals exposed through encapsulant.
  25. Fee, Setho Sing; Chye, Lim Thiam; Seng, Eric Tan Swee, Packaged microelectronic devices and methods of forming same.
  26. Fee, Setho Sing; Chye, Lim Thiam; Seng, Eric Tan Swee, Packaged microelectronic devices and methods of forming same.
  27. Kassir,Salman Moudrek; Spiegel,Larry A., Protection of work piece during surface processing.
  28. Farnworth, Warren M., Recessed encapsulated microelectronic devices and methods for formation.
  29. Farnworth, Warren M., Recessed encapsulated microelectronic devices and methods for formation.
  30. Hembree,David R.; Farnworth,Warren M., Semiconductor devices at least partially covered by a composite coating including particles dispersed through photopolymer material.
  31. Benson,Peter A., Semiconductor wafer assemblies.
  32. Larson, Charles E.; Murphy, Timothy E.; Taylor, Bryan L.; Long, Jon M.; Ellis, Mark W.; Riley, Vincent L., Thin microelectronic substrates and methods of manufacture.
  33. Larson, Charles E.; Murphy, Timothy E.; Taylor, Bryan L.; Long, Jon M.; Ellis, Mark W.; Riley, Vincent L., Thin microelectronic substrates and methods of manufacture.
  34. Hembree, David R.; Farnworth, Warren M., Underfill and encapsulation of semiconductor assemblies with materials having differing properties.
  35. Brouillette, Donald W.; Danaher, Joseph D.; Krywanczyk, Timothy C.; Wells, Amye L., Use of photoresist in substrate vias during backside grind.
  36. Brouillette,Donald W.; Danaher,Joseph D.; Krywanczyk,Timothy C.; Wells,Amye L., Use of photoresist in substrate vias during backside grind.
  37. Bauer, Tomas, Vias and method of making.
  38. Benson,Peter A., Wafer edge ring structures and methods of formation.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로