$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for obtaining a thin film in particular semiconductor, comprising a protected ion zone and involving an ion implantation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
출원번호 US-0341555 (1999-07-14)
우선권정보 FR0000837 (1997-01-27)
국제출원번호 PCT/FR98/00129 (1998-01-26)
§371/§102 date 19990714 (19990714)
국제공개번호 WO-9833209 (1998-07-30)
발명자 / 주소
  • Bruel Michel,FRX
  • Aspar Bernard,FRX
출원인 / 주소
  • Commissariat a l'Energie Atomique, FRX
대리인 / 주소
    Burns Doane Swecker & Mathis LLP
인용정보 피인용 횟수 : 38  인용 특허 : 15

초록

The invention relates to a process for obtaining a thin film from a substrate, the film being delimited in the substrate by ionic implantation and by heat treatment inducing a fracture line along which the film can be separated from the rest of the substrate. A particular area, for example composed

대표청구항

[ What is claimed is:] [1.]1. Process for obtaining a thin film starting from a semiconducting substrate, this thin film being composed of a region of the substrate adjacent to one of its faces and separated from the rest of the substrate, at least one transistor being created from the said region,

이 특허에 인용된 특허 (15)

  1. Henley Francois J. ; Cheung Nathan W., Gettering technique for silicon-on-insulator wafers.
  2. Gardner Mark I. ; Kadosh Daniel ; Duane Michael, Integrated circuit including a graded grain structure for enhanced transistor formation and fabrication method thereof.
  3. Deleonibus Simon,FRX, MOS transistor and lateral insulating method of a MOS transistor active region.
  4. Leedy Glenn J. (1061 E. Mountain Dr. Montecito CA 93108), Membrane dielectric isolation IC fabrication.
  5. Sato Nobuhiko,JPX, Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same.
  6. Hartmann Jol (Claix FRX), Method for embodying an electric circuit on an active element of an MIS integrated circuit.
  7. Komatsu Hiroshi (Kanagawa JPX), Method for making refractory metal silicide electrode.
  8. Forbes Leonard, Methods for making silicon-on-insulator structures.
  9. Liang Mong-Song,TWX ; Kuo Di-Son,TWX ; Hsu Ching-Hsiang,TWX ; Lin Ruei-Ling,TWX, Multi-level, split-gate, flash memory cell and method of manufacture thereof.
  10. Bergemont Albert (La Tronche FRX), Non-volatile memory with floating grid and without thick oxide.
  11. Henley Francois J. ; Cheung Nathan W., Pressurized microbubble thin film separation process using a reusable substrate.
  12. Deleonibus Simon,FRX, Process for making a transistor with self-aligned source and drain contacts.
  13. Tonnel Eugene (Paris FRX), Process for producing a field-effect transistor.
  14. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  15. Kawakubo Takashi,JPX, Semiconductor memory device having epitaxial planar capacitor and method for manufacturing the same.

이 특허를 인용한 특허 (38)

  1. Droes, Steven R.; Takafuji, Yutaka, Active device on a cleaved silicon substrate.
  2. Droes,Steven R.; Takafuji,Yutaka, Cleaved silicon substrate active device.
  3. Aspar, Bernard; Moriceau, Hubert; Zussy, Marc; Rayssac, Olivier, Detachable substrate or detachable structure and method for the production thereof.
  4. Giles, Luis-Felipe; Lau, Frank; Liebmann, Rainer, Field effect transistor.
  5. Joly, Jean-Pierre; Ulmer, Laurent; Parat, Guy, Integrated circuit on high performance chip.
  6. Bressot,S챕verine; Rayssac,Olivier; Aspar,Bernard, Layer transfer method.
  7. Bruel, Michel, Method and device for fabricating a layer in semiconductor material.
  8. Se Aug Jang KR; In Seok Yeo KR, Method for forming polycide gate electrode of metal oxide semiconductor field effect transistor.
  9. Fournel, Franck; Moriceau, Hubert; Lagahe, Christelle, Method for making a stressed structure designed to be dissociated.
  10. Deguet, Chrystel; Clavelier, Laurent, Method for making a thin-film element.
  11. Tauzin, Aurélie; Dechamp, Jérôme; Mazen, Frédéric; Madeira, Florence, Method for preparing thin GaN layers by implantation and recycling of a starting substrate.
  12. Nguyen, Nguyet-Phuong; Cayrefourcq, Ian; Lagahe-Blanchard, Christelle; Bourdelle, Konstantin; Tauzin, Aurélie; Fournel, Franck, Method for self-supported transfer of a fine layer by pulsation after implantation or co-implantation.
  13. Faris, Sadeg M., Method of fabricating vertical integrated circuits.
  14. Mathew, Leo; Jawarani, Dharmesh, Method of forming an electronic device using a separation technique.
  15. Giles, Luis-Felipe, Method of producing a semiconductor element.
  16. Deguet, Chrystel; Clavelier, Laurent; Dechamp, Jerome, Method of transferring a thin film onto a support.
  17. Fournel, Franck, Method of transferring a thin layer onto a target substrate having a coefficient of thermal expansion different from that of the thin layer.
  18. Letertre,Fabrice; Rayssac,Olivier, Methods for forming an assembly for transfer of a useful layer.
  19. Letertre,Fabrice; Rayssac,Olivier, Methods for forming an assembly for transfer of a useful layer.
  20. Letertre, Fabrice; Rayssac, Olivier, Methods for forming an assembly for transfer of a useful layer using a peripheral recess area to facilitate transfer.
  21. Letertre, Fabrice, Methods of fabricating semiconductor structures and devices using glass bonding layers, and semiconductor structures and devices formed by such methods.
  22. Letertre, Fabrice, Methods of fabricating semiconductor structures and devices with strained semiconductor material.
  23. Arena, Chantal, Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters.
  24. Arena, Chantal, Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters.
  25. Sadaka, Mariam; Aspar, Bernard; Blanchard, Chrystelle Lagahe, Methods of forming semiconductor structures including MEMS devices and integrated circuits on opposing sides of substrates, and related structures and devices.
  26. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film.
  27. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film comprising an inclusion creation step.
  28. Giles, Luis-Felipe, Semiconductor element.
  29. Sinha, Nishant; Sandhu, Gurtej S.; Smythe, John, Semiconductor material manufacture.
  30. Letertre, Fabrice, Semiconductor structures and devices including semiconductor material on a non-glassy bonding layer.
  31. Ogura, Atsushi, Semiconductor substrate manufacturing method and semiconductor device manufacturing method, and semiconductor substrate and semiconductor device manufactured by the methods.
  32. Takafuji, Yutaka; Fukushima, Yasumori; Moriguchi, Masao, Semiconductor substrate, semiconductor device, and manufacturing methods for them.
  33. Takafuji, Yutaka; Fukushima, Yasumori; Moriguchi, Masao, Semiconductor substrate, semiconductor device, and manufacturing methods for them.
  34. Takafuji, Yutaka; Fukushima, Yasumori; Moriguchi, Masao, Semiconductor substrate, semiconductor device, and manufacturing methods for them.
  35. Moriceau, Hubert; Aspar, Bernard; Margail, Jacques, Stacked structure and production method thereof.
  36. Droes,Steve; Moriguchi,Masao; Takafuji,Yutaka, System and method for hydrogen exfoliation.
  37. Droes,Steven R.; Takafuji,Yutaka, System and method for hydrogen exfoliation gettering.
  38. Faris,Sadeg M, Vertical integrated circuits.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로