$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Local memory unit system with global access for use on reconfigurable chips

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-013/28   
미국특허분류(USC) 710/023; 710/022; 710/129
출원번호 US-0343477 (1999-06-30)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Burns Doane Swecker & Mathis LLP
인용정보 피인용 횟수 : 151  인용 특허 : 30
초록

A memory access system is described in which local memory units on a reconfigurable chip can be used in conjunction with the system memory. Data path units on the reconfigurable chip can cause data to be swapped in and out of the local memory units as a result of calculations within the reconfigurable fabric. Alternately, a cache-like system can be used so that the data can be read into the local memory unit from the system memory units automatically.

대표
청구항

1. A reconfigurable chip comprising:a number of data path units able to implement a number of functions, the data path units receiving input data and producing output data as determined by the implemented function; a number of dedicated local memory units operably connected to data path units, the local memory units storing N elements by M bits, the local memory units including at least one global system port and at least one local port, the local port adapted for data path unit data transfers, at least one of the local memory units adapted to store data...

이 특허에 인용된 특허 (30)

  1. Duval James R. (Shrewsbury MA) Hunt Thomas E. (Brookline NH) Peterson Kevin R. (Stow MA). Configurable data path arrangement for resolving data type incompatibility. USP1993115261077.
  2. Hasan Arshad. Configurable first-in first-out memory interface. USP2000036044416.
  3. Davis Thomas J. (Chippewa Falls WI) Bye Michael T. (Chippewa Falls WI) Pribnow Richard D. (Chippewa Falls WI) Stephenson Bricky A. (Chippewa Falls WI). Configurable spare memory chips. USP1995025392292.
  4. Firoozmand Farzin (Cupertino CA). Configuration of SRAMS as logical FIFOS for transmit and receive of packet data. USP1993055210749.
  5. Plants William C. ; Joseph James Dean ; Bell Antony G.. Embedded static random access memory for field programmable gate array. USP2000046049487.
  6. New Bernard J.. Field programmable gate array with dedicated computer bus interface and method for configuring both. USP2000016011407.
  7. Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John. Field programmable memory array. USP1999095949719.
  8. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John. Field programmable memory array. USP2000066075745.
  9. Jang Hyun-soon,KRX. Integrated circuit memory devices having reduced power consumption requirements during standby mode operation. USP2000056058063.
  10. Tamaru ; Keikichi ; Uchida ; Yukimasa. Memory and control circuit for the memory. USP1978104122531.
  11. Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John. Memory cells for field programmable memory array. USP2000036038192.
  12. Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT). Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows. USP1997115692147.
  13. Johnson Robert B. (Billerica MA) Nibby ; Jr. Chester M. (Peabody MA) Salas Edward R. (Billerica MA). Memory system with automatic memory configuration. USP1985034507730.
  14. Steele James C. ; Davis Barry ; Wszolek Philip ; Fall Brian ; Adusumilli Swaroop ; Cassetti David ; Pesavento Rodney ; Richardson Nick. Method and apparatus for arbitrating access to main memory of a computer system. USP1998085793992.
  15. Caceres Ramon ; Bershad Brian ; Marsh Brian D. ; Douglis Frederick. Method and system for reducing memory access latency by providing fine grain direct access to flash memory concurrent w. USP1998095802554.
  16. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John. Method of operating a field programmable memory array with a field programmable gate array. USP2000096118707.
  17. Sasaki Toshio (Mizuho JPX) Tanaka Toshihiro (Akigawa JPX) Kato Masataka (Musashino JPX). Non-volatile memory programming at arbitrary timing based on current requirements. USP1995065422856.
  18. Lumelsky Leon (Stamford CT) St. Clair Joe C. (Round Rock TX) Mansfield Robert L. (Austin TX) Segre Marc (Rhinebeck NY) Spencer Alexander K. (Austin TX). Pixel data path for high performance raster displays with all-point-addressable frame buffers. USP1989044823286.
  19. Vorbach Martin,DEX ; Munch Robert,DEX. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like). USP2000076088795.
  20. Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John. Programmable address decoder for field programmable memory array. USP2000106130854.
  21. Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John. Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array. USP2000026023421.
  22. Kohno Takaki (Tokyo JPX). Semiconductor memory device having high-speed three-state data output buffer circuit without voltage fluctuation on powe. USP1994035295098.
  23. Cho Gyung Y. (Dong-A Apt. 25-1403 Bupyung 1-Dong ; Buk-Ku ; Inchon KRX). Single port dual RAM. USP1991065025421.
  24. Fandrich Mickey L. ; Fedel Salim B. ; Alexis Ranjeet ; Rashid Mamun. Special test modes for a page buffer shared resource in a memory device. USP1998115835927.
  25. Leeds Kenneth E. ; Erickson Charles R.. System comprising field programmable gate array and intelligent memory. USP1998065760607.
  26. Ecclesine Peter. System for automatically switching to DMA data transfer mode to load and unload data frames when there are excessive dat. USP1998105822618.
  27. Guttag Karl M. (Sugar Land TX) Read Christopher J. (Houston TX) Poland Sydney W. (Katy TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX). Transfer processor with transparency. USP1996095560030.
  28. Garverick Tim (Cupertino CA) Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Smith ; Jr. Arthur (San Carlos CA) Pickett Scott (Los Gatos CA) Hawley David (Belm. Versatile and efficient cell-to-local bus interface in a configurable logic array. USP1994035298805.
  29. Hush Glen (Bosie ID) Seibert Mike (Eagle ID) Mailloux Jeff (Boise ID) Thomann Mark R. (Boise ID). Video random access memory chip configured to transfer data in response to an internal write signal. USP1997125703826.
  30. Abramovici Miron. Virtual logic system for reconfigurable hardware. USP2000036034538.

이 특허를 인용한 특허 피인용횟수: 151

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.. Applications of cascading DSP slices. USP2009077567997.
  17. Ching, Alvin Y.; Wong, Jennifer; New, Bernard J.; Simkins, James M.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra. Architectural floorplan for a digital signal processing circuit. USP2010127853632.
  18. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y.. Arithmetic circuit with multiplexed addend inputs. USP2009017480690.
  19. Wong, Anna Wing Wah; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Simkins, James M.; Vadi, Vasisht Mantra; Schultz, David P.. Arithmetic logic unit circuit. USP2010117840630.
  20. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd. Bus systems and reconfiguration methods. USP2012028127061.
  21. Vorbach, Martin. Chip including memory element storing higher level memory data on a page by page basis. USP2016099436631.
  22. Vorbach, Martin; Münch, Robert. Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs. USP2010107822968.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  24. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  25. Vorbach, Martin; Nuckel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2017069690747.
  26. Vorbach, Martin; Nückel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2014058726250.
  27. Fox, Brian; Papaliolios, Andreas. Configuration in a configurable system on a chip. USP2005026851047.
  28. Fox,Brian; Papaliolios,Andreas. Configuration in a configurable system on a chip. USP2008027330912.
  29. Fox,Brian; Papaliolios,Andreas. Configuration in a configurable system on a chip. USP2006087085858.
  30. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  31. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2014088812820.
  32. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2012038145881.
  33. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2010117844796.
  34. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2014128914590.
  35. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2012048156284.
  36. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing system having integrated pipelined array data processor. USP2015109170812.
  37. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Data processor chip with flexible bus system. USP2016029256575.
  38. Vorbach, Martin; Münch, Robert. Data processor having disabled cores. USP2014088819505.
  39. Vorbach, Martin. Device including a field having function cells and information providing cells controlled by the function cells. USP2013048429385.
  40. New, Bernard J.; Vadi, Vasisht Mantra; Wong, Jennifer; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M.. Digital signal processing block having a wide multiplexer. USP2011017865542.
  41. Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Vadi, Vasisht M.; Poon, Chi Fung; Rab, Muhammad Asim. Digital signal processing block with preadder stage. USP2013098543635.
  42. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra. Digital signal processing circuit having a SIMD circuit. USP2010127853634.
  43. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M.. Digital signal processing circuit having a pattern circuit for determining termination conditions. USP2010127860915.
  44. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M.. Digital signal processing circuit having a pattern detector circuit. USP2010127849119.
  45. New, Bernard J.; Wong, Jennifer; Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra. Digital signal processing circuit having a pattern detector circuit for convergent rounding. USP2010127853636.
  46. Simkins, James M.; Thendean, John M.; Vadi, Vasisht Mantra; New, Bernard J.; Wong, Jennifer; Wong, Anna Wing Wah; Ching, Alvin Y.. Digital signal processing circuit having a pre-adder circuit. USP2010117844653.
  47. Thendean, John M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Simkins, James M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra. Digital signal processing circuit having an adder circuit with carry-outs. USP2011017870182.
  48. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra. Digital signal processing circuit having input register blocks. USP2010117840627.
  49. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra; Schultz, David P.. Digital signal processing element having an arithmetic logic unit. USP2011027882165.
  50. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  51. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  52. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2010067743220.
  53. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  54. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  55. Furtek,Frederick Curtis; Master,Paul L.. External memory controller node. USP2008117451280.
  56. Vorbach, Martin; May, Frank. Hardware definition method including determining whether to implement a function as hardware or software. USP2012088250503.
  57. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  58. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  59. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  60. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  61. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  62. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2010017650448.
  63. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2012068195856.
  64. Vorbach,Martin; M��nch,Robert. I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures. USP2008027337249.
  65. Vorbach, Martin; Munch, Robert. I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures. USP2003016513077.
  66. Vorbach, Martin; Munch, Robert. I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures. USP2004046721830.
  67. Vorbach,Martin; M?nch,Robert. I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures. USP2007077243175.
  68. Yuan, Cissy; Mao, Erkun; Chen, Qian; Wang, Jian; Tian, Xuehong; Zeng, Daibing; Tian, Wanting. Intelligence cache and intelligence terminal. USP2017049632940.
  69. Vorbach,Martin; M체nch,Robert. Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. USP2006037010667.
  70. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2009097595659.
  71. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  72. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2011118058899.
  73. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  74. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  75. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  76. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  77. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2010027657861.
  78. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2012108281265.
  79. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  80. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  81. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  82. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  83. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  84. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  85. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  86. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  87. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  88. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  89. Stadler,Laurent. Method for bus mastering for devices resident in configurable system logic. USP2006097107374.
  90. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2013038407525.
  91. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2011118069373.
  92. Vorbach, Martin; May, Frank; Nückel, Armin. Method for debugging reconfigurable architectures. USP2010117840842.
  93. Vorbach,Martin. Method for debugging reconfigurable architectures. USP2009017480825.
  94. Vorbach,Martin; May,Frank; N체ckel,Armin. Method for debugging reconfigurable architectures. USP2007097266725.
  95. Vorbach, Martin; Nückel, Armin. Method for interleaving a program over a plurality of cells. USP2012078230411.
  96. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP20180710031733.
  97. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP2010027657877.
  98. Vorbach, Martin; May, Frank; Nückel, Armin. Method for the translation of programs for reconfigurable architectures. USP2014108869121.
  99. May,Frank; N?ckel,Armin; Vorbach,Martin. Method for translating programs for reconfigurable architectures. USP2007047210129.
  100. Wendling, Xavier; Simkins, James M.. Method of and circuit for implementing a filter in an integrated circuit. USP2013078479133.
  101. Vorbach, Martin; Munch, Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.). USP2004026687788.
  102. Vorbach,Martin; M체nch,Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.). USP2006016990555.
  103. Vorbach, Martin; Munch, Robert. Method of self-synchronization of configurable elements of a programmable module. USP2003046542998.
  104. Vorbach, Martin; Munch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201409RE45109.
  105. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201410RE45223.
  106. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44383.
  107. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44365.
  108. Vorbach,Martin; M체nch,Robert. Method of self-synchronization of configurable elements of a programmable module. USP2006047036036.
  109. Vorbach, Martin; M?nch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2005116968452.
  110. Vorbach, Martin; Munch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2003026526520.
  111. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  112. Shen, Tian. Methods and apparatuses for generating machine code for driving an execution unit. USP20190210209920.
  113. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2015079075605.
  114. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012018099618.
  115. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012118312301.
  116. Vorbach,Martin; Baumgarte,Volker. Methods and devices for treating and processing data. USP2008107444531.
  117. Vorbach, Martin. Methods and devices for treating and/or processing data. USP2009087581076.
  118. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin. Methods and systems for transferring data between a processing device and external devices. USP2016089411532.
  119. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin. Multi-processor bus and cache interconnection system. USP2016029250908.
  120. Vorbach, Martin. Multi-processor with selectively interconnected memory units. USP2016039274984.
  121. Vorbach, Martin; Baumgarte, Volker. Multiprocessor having runtime adjustable clock and clock dependent power supply. USP2017019552047.
  122. Vorbach, Martin. Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization. USP2009087577822.
  123. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2012108301872.
  124. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  125. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin. Pipeline configuration unit protocols and communication. USP2006027003660.
  126. Vorbach,Martin; M체nch,Robert. Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like). USP2006047028107.
  127. Vorbach, Martin; Münch, Robert. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like). USP2010107822881.
  128. Vorbach, Martin. Processor arrangement on a chip including data processing, memory, and interface elements. USP2015059037807.
  129. Vorbach, Martin; Münch, Robert. Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units. USP2012048156312.
  130. Vorbach, Martin; Nückel, Armin. Processor chip including a plurality of cache elements connected to a plurality of processor cores. USP2012118312200.
  131. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  132. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.. Programmable device with dynamic DSP architecture. USP2013078495122.
  133. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y.. Programmable logic device with cascading DSP slices. USP2008127472155.
  134. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y.. Programmable logic device with pipelined DSP slices. USP2008127467175.
  135. Vorbach, Martin. Reconfigurable elements. USP2014048686475.
  136. Vorbach, Martin. Reconfigurable elements. USP2014048686549.
  137. Vorbach, Martin; Baumgarte, Volker. Reconfigurable general purpose processor having time restricted configurations. USP2012108281108.
  138. Vorbach,Martin; M?nch,Robert. Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells. USP2007067237087.
  139. Vorbach, Martin. Reconfigurable sequencer structure. USP2009107602214.
  140. Vorbach, Martin. Reconfigurable sequencer structure. USP2014088803552.
  141. Vorbach, Martin. Reconfigurable sequencer structure. USP2012118310274.
  142. Vorbach, Martin. Reconfigurable sequencer structure. USP2010087782087.
  143. Vorbach,Martin. Reconfigurable sequencer structure. USP2008077394284.
  144. Vorbach, Martin; Bretz, Daniel. Router. USP2012068209653.
  145. Vorbach,Martin; Bretz,Daniel. Router. USP2008107434191.
  146. Vorbach,Martin; M?nch,Robert. Run-time reconfiguration method for programmable units. USP2007027174443.
  147. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2009077565525.
  148. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  149. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  150. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  151. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.