$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods and apparatus for shallow trench isolation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C23C-016/52
  • C23C-016/22
  • G05B-019/00
  • G05D-007/00
  • G05D-011/02
출원번호 US-0613934 (2000-07-11)
발명자 / 주소
  • Ellie Yieh
  • Li-Qun Xia
  • Srinivas Nemani
출원인 / 주소
  • Applied Materials, Inc.
대리인 / 주소
    Townsend & Townsend & Crew
인용정보 피인용 횟수 : 62  인용 특허 : 14

초록

The present invention provides systems, methods and apparatus for high temperature (at least about 500-800.degree. C.) processing of semiconductor wafers. The systems, methods and apparatus of the present invention allow multiple process steps to be performed in situ in the same chamber to reduce to

대표청구항

1. A substrate processing system comprising:a vacuum chamber, said vacuum chamber operable at a pressure between about 10-760 torr; a gas distribution manifold, located within said housing, to introduce reactive gases into said vacuum chamber; a ceramic heater to hold a wafer, said ceramic heater he

이 특허에 인용된 특허 (14)

  1. Kawada Nobuo (Annaka JPX) Nakajima Ryoji (Annaka JPX) Shindo Toshihiko (Annaka JPX) Nagao Takaaki (Annaka JPX), Ceramic electrostatic chuck with built-in heater.
  2. Russell Kathleen (Santa Clara CA) Robles Stuardo (Sunnyvale CA) Nguyen Bang C. (Fremont CA) Sivaramakrishnan Visweswaren (Cupertino CA), Chemical vapor deposition reactor system and integrated circuit.
  3. Kimura Noboru (Gunma JPX), Double-layered ceramic heater.
  4. Ravi Tirunelveli S., Low dielectric constant silicon dioxide sandwich layer.
  5. Bhan Mohan Krishan ; Subrahmanyam Sudhakar ; Gupta Anand ; Rana Viren V. S., Method and apparatus for improving film stability of halogen-doped silicon oxide films.
  6. Bhan Mohan Krishan ; Subrahmanyam Sudhakar ; Gupta Anand ; Rana Viren V. S., Method and apparatus for improving film stability of halogen-doped silicon oxide films.
  7. Gupta Anand ; Rana Virendra V. S. ; Verma Amrita ; Bhan Mohan K. ; Subrahmanyam Sudhakar, Method and apparatus for improving the film quality of plasma enhanced CVD films at the interface.
  8. Rana Virendra V. S. ; Conners Andrew ; Gupta Anand ; Guo Xin ; Hong Soonil, Method for submicron gap filling on a semiconductor substrate.
  9. Fong Gary ; Xia Li-Qun ; Nemani Srinivas ; Yieh Ellie, Methods and apparatus for cleaning surfaces in a substrate processing system.
  10. Yieh Ellie ; Xia Li-Qun ; Gee Paul ; Nguyen Bang, Methods and apparatus for forming ultra-shallow doped regions using doped silicon oxide films.
  11. Yieh Ellie ; Xia Li-Qun ; Nemani Srinivas, Methods for shallow trench isolation.
  12. Fong Gary ; Silvestre Irwin, Substrate processing apparatus with bottom-mounted remote plasma system.
  13. Guo Ted ; Cohen Barney M. ; Verma Amrita, Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to inter.
  14. Guo Ted ; Cohen Barney M. ; Verma Amrita, Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to interconnect layers.

이 특허를 인용한 특허 (62)

  1. Ahn,Kie Y.; Forbes,Leonard, ALD of amorphous lanthanide doped TiOfilms.
  2. Mercaldi, Garry Anthony; Powell, Don Carl, Apparatus associatable with a deposition chamber to enhance uniformity of properties of material layers formed on semiconductor substrates therein.
  3. Ahn, Kie Y.; Forbes, Leonard, Apparatus having a lanthanum-metal oxide semiconductor device.
  4. Derderian, Garo J.; Sandhu, Gurtej Singh, Atomic layer deposition and conversion.
  5. Derderian, Garo J.; Sandhu, Gurtej Singh, Atomic layer deposition and conversion.
  6. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposition of CeO/AlOfilms as gate dielectrics.
  7. Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer.
  8. Enicks, Darwin Gene; Carver, Damian, Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization.
  9. Enicks,Darwin Gene; Carver,Damian, Bandgap engineered mono-crystalline silicon cap layers for SiGe HBT performance enhancement.
  10. Fastow,Michal Efrati; Holler,Ryan, Deposition of phosphosilicate glass film.
  11. Pan,Rong; Ton,Van Q., Deposition of thick BPSG layers as upper and lower cladding for optoelectronics applications.
  12. Sandhu, Gurtej S.; Durcan, D. Mark, Devices with nanocrystals and methods of formation.
  13. Sandhu, Gurtej S.; Durcan, D. Mark, Devices with nanocrystals and methods of formation.
  14. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Dielectrics containing at least one of a refractory metal or a non-refractory metal.
  15. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Dielectrics containing at least one of a refractory metal or a non-refractory metal.
  16. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Dielectrics containing at least one of a refractory metal or a non-refractory metal.
  17. Funk,Merritt; Sundararajan,Radha; Prager,Daniel Joseph; Natzle,Wesley, Dynamic metrology sampling for a dual damascene process.
  18. Funk, Merritt; Sundararajan, Radha; Prager, Daniel Joseph; Natzle, Wesley, Dynamic metrology sampling with wafer uniformity control.
  19. Choi, Dongwon; Lee, Dong Hyung; Poon, Tze; Vellaikal, Manoj; Porshnev, Peter; Foad, Majeed, Enhanced scavenging of residual fluorine radicals using silicon coating on process chamber walls.
  20. Ahn, Kie Y.; Forbes, Leonard, Gallium lanthanide oxide films.
  21. Ahn, Kie Y.; Forbes, Leonard, Gallium lanthanide oxide films.
  22. Ahn, Kie Y.; Forbes, Leonard, Gallium lathanide oxide films.
  23. Katz, Dan; Buchberger, Jr., Douglas A.; Ye, Yan; Hagen, Robert B.; Zhao, Xiaoye; Kumar, Ananda H.; Chiang, Kang-Lie; Noorbakhsh, Hamid; Wang, Shiang-Bau, Gas distribution plate electrode for a plasma reactor.
  24. Katz, Dan; Buchberger, Jr., Douglas A.; Ye, Yan; Hagen, Robert B.; Zhao, Xiaoye; Kumar, Ananda H.; Chiang, Kang-Lie; Noorbakhsh, Hamid; Wang, Shiang-Bau, Gas distribution plate electrode for a plasma receptor.
  25. Ahn, Kie Y.; Forbes, Leonard, Hafnium tantalum oxide dielectrics.
  26. Ahn, Kie Y.; Forbes, Leonard, Hafnium tantalum oxide dielectrics.
  27. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Hafnium tantalum oxynitride dielectric.
  28. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Hafnium tantalum oxynitride dielectric.
  29. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Hafnium tantalum oxynitride high-k dielectric and metal gates.
  30. Ahn, Kie Y.; Forbes, Leonard, Lanthanide doped TiOx films.
  31. Ahn,Kie Y.; Forbes,Leonard, Lanthanum hafnium oxide dielectrics.
  32. Ahn,Kie Y.; Forbes,Leonard, Lanthanum hafnium oxide dielectrics.
  33. Tokuhisa, Yasukazu; Gotoh, Takao; Matsuoka, Tohru; Suzuki, Shigehiro, Mass flow rate-controlling apparatus.
  34. Enicks,Darwin Gene, Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement.
  35. Ahn, Kie Y.; Forbes, Leonard, Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer.
  36. Ahn, Kie Y.; Forbes, Leonard, Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide.
  37. Yamane, Chigusa, Method of producing semiconductor device.
  38. Ahn, Kie Y.; Forbes, Leonard, Methods for atomic-layer deposition.
  39. Ahn,Kie Y.; Forbes,Leonard, Methods for forming a lanthanum-metal oxide dielectric layer.
  40. Ahn,Kie Y., Methods, systems, and apparatus for uniform chemical-vapor depositions.
  41. Ahn, Kie Y.; Forbes, Leonard, Nanolaminates of hafnium oxide and zirconium oxide.
  42. Mercaldi, Garry Anthony; Powell, Don Carl, Process for fabricating films of uniform properties on semiconductor devices.
  43. Mercaldi, Garry Anthony; Powell, Don Carl, Process for fabricating films of uniform properties on semiconductor devices.
  44. Mercaldi, Garry Anthony; Powell, Don Carl, Process for fabricating films of uniform properties on semiconductor devices.
  45. Mercaldi, Garry Anthony; Powell, Don Carl, Process for fabricating films of uniform properties on semiconductor devices.
  46. Mercaldi,Garry Anthony; Powell,Don Carl, Process for fabricating films of uniform properties on semiconductor devices.
  47. Tsai,Chao Tzung; Wang,Ling Sung; Yen,Ching Lang, Retrograde trench isolation structures.
  48. Ahn, Kie Y.; Forbes, Leonard, Ruthenium for a dielectric containing a lanthanide.
  49. Ahn, Kie Y.; Forbes, Leonard, Ruthenium for a dielectric containing a lanthanide.
  50. Ahn, Kie Y.; Forbes, Leonard, Ruthenium layer for a dielectric layer containing a lanthanide oxide.
  51. Fagan, John L.; Bossard, Mark, Selectable delay pulse generator.
  52. Liaw, Jhon-Jhy; Chen, Chao-Cheng; Chang, Chia-Wei, Shallow trench isolation with improved structure and method of forming.
  53. Liaw, Jhon-Jhy; Chen, Chao-Cheng; Chang, Chia-Wei, Shallow trench isolation with improved structure and method of forming.
  54. Yang, Il-Kwang; Song, Byoung-Gyu; Kim, Yong-Ki; Kim, Kyong-Hun; Shin, Yang-Sik, Showerhead having cooling system and substrate processing apparatus including the showerhead.
  55. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Tantalum aluminum oxynitride high-K dielectric.
  56. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Tantalum aluminum oxynitride high-κ dielectric.
  57. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Tantalum silicon oxynitride high-K dielectrics and metal gates.
  58. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Tantalum silicon oxynitride high-K dielectrics and metal gates.
  59. Forbes, Leonard; Ahn, Kie Y.; Bhattacharyya, Arup, Tantalum silicon oxynitride high-k dielectrics and metal gates.
  60. Blake, Julian; England, Jonathan; Holden, Scott; Walther, Steven R.; Liebert, Reuel; Muka, Richard S.; Jeong, Ukyo; Liu, Jinning; Shim, Kyu-Ha; Mehta, Sandeep, Techniques for temperature controlled ion implantation.
  61. Enicks,Darwin G., Very low moisture o-ring and method for preparing the same.
  62. Jan,Chin Tsan, Wafer protection system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로