$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for making a semiconductor device having a low-k dielectric layer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/4763
출원번호 US-0524766 (2000-03-14)
발명자 / 주소
  • Ebrahim Andideh
  • Qing Ma
  • Quan Tran
  • Steve Towle
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Mark V. Seeley
인용정보 피인용 횟수 : 34  인용 특허 : 5

초록

An improved semiconductor device and method for making it. That semiconductor device includes a first insulating layer, having a low-k dielectric constant that preferably comprises a carbon doped oxide, that is formed on a substrate. The device further includes a second layer, which is formed on the

대표청구항

1. A method of forming a semiconductor device that has a dual damascene interconnect comprising:forming on a substrate a first insulating layer, which includes a carbon doped oxide; forming a second insulating layer on the surface of the first insulating layer, wherein the second insulating layer is

이 특허에 인용된 특허 (5)

  1. Cave Nigel G. ; Yu Kathleen C. ; Farkas Janos, Integrated circuit having a support structure.
  2. Chiang Chien ; Pan Chuanbin ; Ochoa Vicky M. ; Fang Sychyi ; Fraser David B. ; Sum Joyce C. ; Ray Gary William ; Theil Jeremy A., Interconnect structure with hard mask and low dielectric constant materials.
  3. Yu Allen S. ; Scholer Thomas C. ; Steffan Paul J., Method to manufacture dual damascene structures by utilizing short resist spacers.
  4. Chung Hsien-Ta,TWX ; Yang Chan-Lon,TWX ; Chen Tong-Yu,TWX ; Yew Tri-Rung,TWX, Process for low k organic dielectric film etch.
  5. Sukharev Valeriy ; Uesato Warren ; Hu John Rongxiang ; Hsia Wei-Jen ; Qian Linggian, Process for treating exposed surfaces of a low dielectric constant carbon doped silicon oxide dielectric material to protect the material from damage.

이 특허를 인용한 특허 (34)

  1. Li,Lihua; Huang,Tzu Fang; Sugiarto, legal representative,Jerry; Xia,Li Qun; Lee,Peter Wai Man; M'Saad,Hichem; Cui,Zhenjiang; Park,Sohyun; Sugiarto, deceased,Dian, Adhesion improvement for low k dielectrics.
  2. Li,Lihua; Huang,Tzu Fang; Sugiarto, legal representative,Jerry; Xia,Li Qun; Lee,Peter Wai Man; M'Saad,Hichem; Cui,Zhenjiang; Park,Sohyun; Sugiarto,Dian, Adhesion improvement for low k dielectrics.
  3. Kloster, Grant M.; Leu, Jihperng, Bonding a metal component to a low-k dielectric material.
  4. Andideh, Ebrahim; Peterson, Kevin L.; Bielefeld, Jeffery D., Carbon doped oxide deposition.
  5. Conti, Richard A.; Dev, Prakash Chimanlal; Dobuzinsky, David M.; Edelstein, Daniel C.; Lee, Gill Y.; Low, Kia-Seng; Shafer, Padraic C.; Simpson, Alexander; Wrschka, Peter, Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates.
  6. Conti, Richard A.; Dev, Prakash Chimanlal; Dobuzinsky, David M.; Edelstein, Daniel C.; Lee, Gill Y.; Low, Kia-Seng; Shafer, Padraic C.; Simpson, Alexander; Wrschka, Peter, Carbon-graded layer for improved adhesion of low-k dielectrics to silicon substrates.
  7. Lee, Chung J.; Kumar, Atul, Composite polymer dielectric film.
  8. Andideh, Ebrahim; Bohr, Mark, Concentration graded carbon doped oxide.
  9. Wu,Zhen Cheng; Chou,Tzu Jen; Chang,Weng; Lu,Yung Cheng; Jang,Syun Ming; Liang,Mong Song, Copper interconnects.
  10. Ngo, Minh Van; Avanzino, Steven C.; Woo, Christy Mei-Chu; Sanchez, John E., Graded low-k middle-etch stop layer for dual-inlaid patterning.
  11. Lu, Yung Cheng; Tsai, Ming Hsing, Interconnects with harmonized stress and methods for fabricating the same.
  12. Wei,Chang; Yang,Barry Lee Mean; Pan,Yiqun, Layered structures for optical reflectors.
  13. Wu,Hsin Chang, Method and structure for the adhesion between dielectric layers.
  14. Tien-I Bao TW; Syun-Ming Jang TW, Method for forming damascene structure employing bi-layer carbon doped silicon nitride/carbon doped silicon oxide etch stop layer.
  15. Towle, Steven N., Method of forming a carbon doped oxide layer on a substrate.
  16. Stamper, Anthony K., Method of forming a semiconductor device.
  17. Stamper,Anthony K., Method of forming a semiconductor device having air gaps and the structure so formed.
  18. Stamper,Anthony K., Method of forming a semiconductor device having air gaps and the structure so formed.
  19. Schmitt,Francimar Campana; Xia,Li Qun; Nguyen,Son Van; Venkataraman,Shankar, Method of modifying interlayer adhesion.
  20. Schmitt, Francimar Campana; Xia, Li Qun; Nguyen, Son Van; Venkataraman, Shankar, Methods of modifying interlayer adhesion.
  21. Schmitt, Francimar Campana; Xia, Li-Qun; Nguyen, Son Van; Venkataraman, Shankar, Methods of modifying interlayer adhesion.
  22. Natarajan,Sanjay S.; King,Sean W.; Elamrawi,Khaled A., Multi-layer film stack for extinction of substrate reflections during patterning.
  23. Natarajan,Sanjay S.; King,Sean W.; Elamrawi,Khaled A., Multi-layer film stack for extinction of substrate reflections during patterning.
  24. Andideh, Ebrahim; Diana, Daniel C., Polymer film metalization.
  25. Dalton, Timothy J.; Jahnes, Christopher V.; Liu, Joyce C.; Purushothaman, Sampath, Protective hardmask for producing interconnect structures.
  26. Fitzsimmons, John A.; Greco, Stephen E.; Lee, Jia; Gates, Stephen M.; Spooner, Terry; Angyal, Matthew S.; Hichri, Habib; Standaert, Theordorus E.; Biery, Glenn A., Reliable low-k interconnect structure with hybrid dielectric.
  27. Fitzsimmons,John A.; Greco,Stephen E.; Lee,Jia; Gates,Stephen M.; Spooner,Terry; Angyal,Matthew S.; Hichri,Habib; Standaert,Theordorus E.; Biery,Glenn A., Reliable low-k interconnect structure with hybrid dielectric.
  28. Nakagawa, Ryosuke; Nakao, Yuichi, Semiconductor device and semiconductor device manufacturing method.
  29. Towle, Steven N., Semiconductor device with boron containing carbon doped silicon oxide layer.
  30. Hopper, Dawn M.; You, Lu; Ngo, Minh Van, Semiconductor devices with dual nature capping/arc layers on organic-doped silica glass inter-layer dielectrics.
  31. Lakshmanan,Annamalai; Padhi,Deenesh; Balasubramanian,Ganesh; Cui,Zhenjiang David; Raj,Daemian; Rocha Alvarez,Juan Carlos; Schmitt,Francimar; Kim,Bok Hoen, Strengthening the interface between dielectric layers and barrier layers with an oxide layer of varying composition profile.
  32. Lee,Chung J.; Kumar,Atul; Chen,Chieh; Pikovsky,Yuri, System for forming composite polymer dielectric film.
  33. Hedrick, Jeffrey C.; Lee, Kang-Wook; Malone, Kelly; Tyberg, Christy S., Toughness, adhesion and smooth metal lines of porous low K dielectric interconnect structures.
  34. Licheng M. Han SG; Xu Yi SG; Joseph Zhifeng Xie SG; Mei Sheng Zhou SG; Simon Chooi SG, Use of boron carbide as an etch-stop and barrier layer for copper dual damascene metallization.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로