$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Chip with internal signal routing in external element 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/60
  • H01L-023/58
  • H01L-023/48
  • H05K-001/11
출원번호 US-0053816 (1998-04-02)
발명자 / 주소
  • Thomas H. DiStefano
  • John W. Smith
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 138  인용 특허 : 64

초록

A semiconductor chip is provided with a dielectric element having conductive features interconnecting electronic elements within the chip with one another. The conductive features replace internal conductors, and can provide enhanced signal propagation between elements of the chip. The conductive fe

대표청구항

1. A microelectronic assembly including:(a) a first semiconductor chip including a plurality of electronic elements and a front surface having contacts thereon, at least some of said electronic elements being connected to said contacts; (b) a dielectric element separate from said chip and movable wi

이 특허에 인용된 특허 (64)

  1. Balderes Demetrios (Wappingers Falls NY) Frankovsky Andrew J. (Endwell NY) Jarvela Robert A. (Wappingers Falls NY), Apparatus for directly powering a multi-chip module from a power distribution bus.
  2. Schumacher Richard A., Backing plate for gate arrays or the like carries auxiliary components and provides probe access to electrical test poi.
  3. Chia Chok J. ; Variot Patrick ; Alagaratnam Maniam, Ball grid array package employing solid core solder balls.
  4. Selna Erich (Mountain View CA), Ball grid array package for a integrated circuit.
  5. Howard James R. (Santa Clara CA) Lucas Gregory L. (Newark CA), Circuit boards including capacitive coupling for signal transmission and methods of use and manufacture.
  6. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Component for connecting a semiconductor chip to a substrate.
  7. Lin Paul T. (Austin TX), Composite flip chip semiconductor device with an interposer having test contacts formed along its periphery.
  8. Patraw Nils E. (Redondo Beach CA), Compressive pedestal for microminiature connections.
  9. Patraw Nils E. (Redondo Beach CA), Compressive pedestal for microminiature connections.
  10. Faraci Tony ; DiStefano Thomas H. ; Smith John W., Connecting multiple microelectronic elements with lead deformation.
  11. Patraw Nils E. (Redondo Beach CA), Connector system for coupling to an integrated circuit chip.
  12. Yoshino Rieka,JPX, Device mounting a semiconductor element on a wiring substrate including an adhesive material having first and second adh.
  13. Gregor Lawrence V. (Hopewell Junction NY) McAllister Michael F. (Clintondale NY), Direct jump engineering change system.
  14. Jacobs Scott L. (Apex NC), Extended integration semiconductor structure with wiring layers.
  15. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA) Faraci Tony (Georgetown TX), Fan-out semiconductor chip assembly.
  16. Honda Hirokazu,JPX, Film carrier tape for semiconductor package and semiconductor device employing the same.
  17. McMahon John F., Flip-chip having electrical contact pads on the backside of the chip.
  18. Nakazawa Takahito,JPX ; Ohshima Yumiko,JPX, Flip-chip semiconductor package.
  19. Bodo Peter,SEX ; Hesselbom Hjalmar,SEX ; Hentzell Hans,SEX, Flip-chip type connection with elastic contacts.
  20. Perkins Charles T. (Austin TX) Schrottke Gustav (Austin TX), Formulation of multichip modules.
  21. Wang Wen-chou V. (Cupertino CA) Chou William T. (Cupertino CA), Functional substrates for packaging semiconductor chips.
  22. Wollesen Donald L. (Saratoga CA), High conductivity interconnection line.
  23. Rainal Attilio J. (Convent Station NJ), High-speed, high pin-out LSI chip package.
  24. Bertin Claude Louis ; Ference Thomas George ; Howell Wayne John ; Sprogis Edmund Juris, Highly integrated chip-on-chip packaging.
  25. Gedney Ronald W. (Vestal NY) Sholtes Tamar A. (Endicott NY), IC chip attachment.
  26. Nakajima Hirofumi,JPX, Inductance reduced wire-bonding type semiconductor device.
  27. Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
  28. Link Joseph (Carrollton TX), Integrated circuit package.
  29. Patraw Nils E. (Redondo Beach CA), Inverted chip carrier.
  30. Berlin Claude L. ; Howell Wayne J., Metallization structure for altering connections.
  31. Zhu Qing, Method and apparatus for routing a clock tree in an integrated circuit package.
  32. Mostafazadeh Shahram ; Smith Joseph O., Method for connecting packages of a stacked ball grid array structure.
  33. King Jerrold L. (Boise ID) Moden Walter L. (Boise ID) Huang Chender (Boise ID), Method for producing high speed integrated circuits.
  34. Jacobs Scott L. (Apex NC), Method of making a extended integration semiconductor structure.
  35. Murakami Tomoo,JPX, Method of mounting a semiconductor device to a substrate and a mounted structure.
  36. Distefano Thomas H. (Monte Sereno CA) Kovac Zlata (Los Gatos CA) Grange John (Cupertino CA), Microelectronic bonding with lead motion.
  37. Smith John W. ; Distefano Thomas H., Microelectronic element bonding with deformation of leads in rows.
  38. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Microelectronic mounting with multiple lead deformation and bonding.
  39. DiStefano Thomas H. (Monte Sereno CA) Smith ; Jr. John W. (Austin TX), Microelectronics unit mounting with multiple lead bonding.
  40. Jacobs Scott L. (Peekskill NY) Nihal Perwaiz (Hopewell Junction NY) Ozmat Burhan (Peekskill NY) Schnurmann Henri D. (Monsey NY) Zingher Arthur R. (White Plains NY), Module for packaging semiconductor integrated circuit chips on a base substrate.
  41. Kuramochi Toshiyuki (Kawasaki JPX), Multichip-module having an HDI and a temporary supporting substrate.
  42. Fujita Suguru (Tokyo JPX) Takahashi Kazuaki (Kawasaki JPX) Sagawa Morikazu (Tama JPX) Sakai Hiroyuki (Katano JPX) Ota Yorito (Kobe JPX) Inoue Kaoru (Kadoma JPX), Multilayer microstrip wiring board with a semiconductor device mounted thereon via bumps.
  43. Miyahara Kenichiro (Tokuyama JPX), Package for semiconductor device.
  44. Graver Ronald N. (Allentown PA), Plastic package with lead frame crossunder.
  45. Weigler William (Austin TX) Pitts Gregory E. (Austin TX), Reroute strategy for high density substrates.
  46. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  47. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  48. Arima Hideo (Yokohama JPX) Takeda Kenji (Kamakura JPX) Yamamura Hideho (Yokohama JPX) Kobayashi Fumiyuki (Sagamihara JPX), Semiconductor chip carrier, module having same chip carrier mounted therein, and electronic device incorporating same mo.
  49. DiStefano, Thomas H.; Grube, Gary W.; Khandros, Igor Y.; Mathiew, Gaetan, Semiconductor connection components and method with releasable lead support.
  50. DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
  51. Suzuki Katsuhiko (Tokyo JPX), Semiconductor device capable of preventing occurrence of a shearing stress.
  52. Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
  53. Distefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Mathiew Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John (Red Hook NY) Grube Gary W. (Monroe NY), Semiconductor inner lead bonding tool.
  54. Warwick William Arthur (Winchester EN), Semiconductor integrated circuit devices.
  55. Harada Takashi (Hidaka JPX) Yoshihara Kazuhiro (Ohme JPX) Masuzawa Kazutaka (Ueda JPX) Hayashi Kiyoshi (Ohme JPX) Kumazawa Jun (Ohme JPX) Nagai Kenji (Iruma JPX) Nishiuma Masahiko (Ohme JPX) Kamada C, Semiconductor integrated device having parallel signal lines.
  56. Yano Keiichi,JPX ; Kudo Jun-ichi,JPX ; Yamakawa Koji ; Iyogi Kiyoshi,JPX, Semiconductor package.
  57. Rostoker Michael D. (San Jose CA) Chang Yin (Berkeley CA), Semiconductor package having programmable interconnect.
  58. Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Semiconductor structure and method of manufacture.
  59. Grube Gary W. (Monroe NY) Mathieu Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John A. (Cupertino CA), Shaped lead structure and method.
  60. Coller James R. (Kernersville NC) Goodman Joseph R. (Walkertown NC), Socket for stacking integrated circuit packages.
  61. Goodman Thomas W. (Kanagawa JPX) Fujita Hiroyuki (Tokyo JPX) Murakami Yoshikazu (Kanagawa JPX) Murphy Arthur T. (Tokyo DE JPX) Amey Daniel I. (Hockessin DE), Substrate and ceramic package.
  62. Loo Mike C. (San Jose CA), Tab semiconductor package with cushioned land grid array outer lead bumps.
  63. Fujita Tsuyoshi (Yokohama JPX) Iwanaga Shoichi (Yokohama JPX) Tanei Hirayoshi (Yokohama JPX), Thin film ceramic multilayer wiring hybrid board.
  64. Beaman Brian S. (Hyde Park NY) Doany Fuad E. (Katonah NY) Fogel Keith E. (Bardonia NY) Hedrick ; Jr. James L. (Oakland CA) Lauro Paul A. (Nanuet NY) Norcott Maurice H. (Valley Cottage NY) Ritsko John, Three dimensional high performance interconnection package.

이 특허를 인용한 특허 (138)

  1. Chia, Chok J.; Low, Qwai H.; Variot, Patrick, 3D-interconnect.
  2. Nickerson,Robert; Ekhlassi,Hamid, Ball grid array copper balancing.
  3. Kuo, Bob Shih-Wei, Blind via capture pad structure.
  4. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
  5. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
  6. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  7. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  8. Ogawa,Kouki; Kodera,Eiji, Capacitor-built-in type printed wiring substrate, printed wiring substrate, and capacitor.
  9. Pogge, H. Bernhard; Yu, Roy; Prasad, Chandrika; Narayan, Chandrasekhar, Chip and wafer integration process using vertical connections.
  10. Pogge,H. Bernhard; Yu,Roy; Prasad,Chandrika; Narayan,Chandrasekhar, Chip and wafer integration process using vertical connections.
  11. Oggioni, Stefano; Ravanelli, Roberto, Chip carrier for a high-frequency electronic package.
  12. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Chip package.
  13. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  14. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  15. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
  16. Tago, Masamoto, Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same.
  17. Tago,Masamoto, Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same.
  18. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Compliant dielectric layer for semiconductor device.
  19. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Compliant dielectric layer for semiconductor device.
  20. Kim,Young Gon; Gibson,David; Warner,Michael; Damberg,Philip; Osborn,Philip, Components, methods and assemblies for multi-chip packages.
  21. Ho,Kwun Yao; Kung,Moriss, Electrical package capable of increasing the density of bonding pads and fine circuit lines inside a interconnection.
  22. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  23. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  24. Landau, Stefan; Huber, Erwin; Hoeglauer, Josef; Mahler, Joachim; Karczeweski, Tino, Electronic module.
  25. Landau, Stefan; Huber, Erwin; Hoeglauer, Josef; Mahler, Joachim; Karczeweski, Tino, Electronic module.
  26. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
  27. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
  28. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  29. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  30. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  31. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
  32. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
  33. Lee, Chun-Ho, Grid array package with reduced power and ground impedance under high frequency.
  34. Chanchani,Rajen, Heterogeneously integrated microsystem-on-a-chip.
  35. Kubo,Masaharu; Anjo,Ichiro; Nagai,Akira; Kubo,Osamu; Abe,Hiromi; Akamine,Hitoshi, Integrated circuit device having reduced substrate size and a method for manufacturing the same.
  36. Lee, Sang-Ho; Park, Soo-San; Choi, DaeSik, Integrated circuit package system for stackable devices.
  37. Lee, Sang-Ho; Park, Soo-San; Choi, DaeSik, Integrated circuit package system with stackable devices and a method of manufacture thereof.
  38. Huemoeller,Ronald Patrick; Rusli,Sukitano, Integrated circuit substrate having embedded passive components and methods therefor.
  39. Huemoeller, Ronald Patrick; Rusli, Sukianto, Integrated circuit substrate having embedded wire conductors and method therefor.
  40. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Integrated circuit substrate having laminated laser-embedded circuit layers.
  41. Huemoeller, Ronald Patrick; Rusli, Sukianto, Integrated circuit substrate having laser-embedded conductive patterns and method therefor.
  42. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Integrated circuit substrate having laser-exposed terminals.
  43. Yun, Changhan; Villarreal, Javier; Karpman, Maurice S., Interconnection of through-wafer vias using bridge structures.
  44. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
  45. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
  46. Woychik, Charles G.; Uzoh, Cyprian Emeka; Newman, Michael; Caskey, Terrence, Low CTE interposer without TSV structure.
  47. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
  48. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
  49. Chamberlin,Bruce John; Gant,Erica Elizabeth Jasper; Krabbenhoft,Roger Scott, Method and structures for implementing enhanced reliability for printed circuit board high power dissipation applications.
  50. Kwang, Chua Swee; Poo, Chia Yong, Method for fabricating semiconductor packages with discrete components.
  51. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
  52. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
  53. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
  54. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
  55. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
  56. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Method of fabricating chip package.
  57. Woychik, Charles G.; Uzoh, Cyprian Emeka; Newman, Michael; Caskey, Terrence, Method of fabricating low CTE interposer without TSV structure.
  58. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  59. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
  60. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  61. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  62. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  63. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  64. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  65. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  66. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
  67. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
  68. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
  69. Lin, Mou-Shiung; Peng, Bryan, Multiple chips bonded to packaging structure with low noise and multiple selectable functions.
  70. Lee, Jong-Joo, Package board having internal terminal interconnection and semiconductor package employing the same.
  71. Karp, James, Removal of electrostatic charges from an interposer via a ground pad thereof for die attach for formation of a stacked die.
  72. Hart, Michael J.; Karp, James, Removal of electrostatic charges from interposer for die attachment.
  73. Lin, Mou-Shiung; Chou, Chiu-Ming, Semiconductor chip and method for fabricating the same.
  74. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
  75. Shibata, Kazutaka, Semiconductor device.
  76. Shibata,Kazutaka, Semiconductor device.
  77. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  78. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  79. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
  80. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  81. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  82. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
  83. Komiya, Kunihiro, Semiconductor device comprising power elements in juxtaposition order.
  84. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  85. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  86. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  87. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  88. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  89. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  90. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
  91. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
  92. Kwang, Chua Swee; Poo, Chia Yong, Semiconductor package having die with recess and discrete component embedded within the recess.
  93. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  94. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  95. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  96. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  97. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  98. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  99. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
  100. Wilson, Stuart E.; Green, Ronald; Crisp, Richard Dewitt; Humpston, Giles, Stack microelectronic assemblies.
  101. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  102. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  103. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
  104. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
  105. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
  106. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  107. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  108. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  109. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  110. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  111. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  112. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  113. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  114. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
  115. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  116. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  117. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  118. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  119. Fukaishi,Muneo; Saito,Hideaki; Hagihara,Yasuhiko; Mizuno,Masayuki; Ikeda,Hiroaki; Shibata,Kayoko, Stacked semiconductor device.
  120. Kwang, Chua Swee; Poo, Chia Yong, Stacked semiconductor package having discrete components.
  121. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
  122. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  123. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  124. LaCroix, Luke D.; Lamorey, Mark; Patel, Janak G.; Slota, Jr., Peter; Stone, David B., Structure for monitoring stress induced failures in interlevel dielectric layers of solder bump integrated circuits.
  125. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
  126. Bailey, Mark J.; Shea, Michael John; Swift, Gerald Wayne, Surface laminar circuit board having pad disposed within a through hole.
  127. Kwong,Herman; Difilippo,Luigi; Duxbury,Guy; Marcanti,Larry, Technique for accommodating electronic components on a multiplayer signal routing device.
  128. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  129. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  130. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  131. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  132. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  133. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  134. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  135. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  136. Hahn, Dieter; Switalla, Josef; Kummutat, Rainer; Beyrle, Andre; Lebail, Yannick, Transparent substrate provided with electroconductive strips.
  137. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
  138. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로