$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/80    G06F-009/40   
미국특허분류(USC) 712/024; 712/022; 712/011; 712/014
출원번호 US-0238446 (1999-01-28)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Priest & Goldstein, PLLC
인용정보 피인용 횟수 : 82  인용 특허 : 12
초록

General purpose flags (ACFs) are defined and encoded utilizing a hierarchical one-, two- or three-bit encoding. Each added bit provides a superset of the previous functionality. With condition combination, a sequential series of conditional branches based on complex conditions may be avoided and complex conditions can then be used for conditional execution. ACF generation and use can be specified by the programmer. By varying the number of flags affected, conditional operation parallelism can be widely varied, for example, from mono-processing to octal-p...

대표
청구항

1. A single instruction multiple data stream (SIMD) machine with a controller (SP) and at least two processing elements (PEs), each PE in said SIMD machine comprising:an arithmetic unit which receives at least two operands from a register file; instruction control lines derived from a registered instruction that was received from the SP in a processor pipeline, the instruction control lines including conditional execution control lines to control conditional operation as specified in an instruction; the arithmetic unit producing a result and a latched ar...

이 특허에 인용된 특허 (12)

  1. Li Hungwen (Pleasantville NY) Wang Ching-Chy (Fishkill NY). Adaptive instruction processing by array processor having processor identification and data dependent status registers i. USP1988114783738.
  2. Rustad Einar (Oslo NOX) Bakka Bjorn O. (Oslo NOX) Birkeli Inge (Oslo NOX) Orthe Nils A. (Finstadfordet NOX). Decoded instruction cache architecture with each instruction field in multiple-instruction cache line directly connected. USP1995085442760.
  3. Hays W. Patrick. Instruction formats/instruction encoding. USP1999075926644.
  4. Boggs Darrell D. (Aloha OR) Kyker Alan B. (Portland OR) Rodgers Scott D. (Hillsboro OR). Method and apparatus for conditionally generating a microinstruction that selects one of two values based upon control s. USP1996075537560.
  5. Kuroda Yasuaki,JPX. Microprocessor including circuit for generating signal used for tracing executed instruction stream. USP1998075787276.
  6. Maeda Toshinori (Osaka JPX) Kawada Tomoharu (Osaka JPX) Miyake Jiro (Osaka JPX). Microprocessor system generating instruction fetch addresses at high speed. USP1994095349671.
  7. Dutton Drew J. ; Christie David S.. Microprocessor using an instruction field to expand the condition flags and a computer system employing the microprocess. USP1998065768574.
  8. Dutton Drew J. ; Christie David S.. Microprocessor using an instruction field to specify condition flags for use with branch instructions and a computer sys. USP1998105819080.
  9. Hotta KohIchiro (Kawasaki JPX). Optimizing compiler for shortening execution time of object program. USP1996045511198.
  10. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael. SIMIMD array processing system. USP1998095805915.
  11. Blomgren James S. (San Jose CA) Richter David E. (San Jose CA). Shared register architecture for a dual-instruction-set CPU. USP1996015481693.
  12. Petrick Bruce. System and method for performing multiway branches using a visual instruction set. USP1999025872965.

이 특허를 인용한 특허 피인용횟수: 82

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Hogenauer, Eugene B.. Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks. USP2005036874079.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. Barry, Brendan; Richmond, Richard; Connor, Fergal; Moloney, David. Apparatus, systems, and methods for low power computational imaging. USP2018039910675.
  18. Moloney, David; Richmond, Richard; Donohoe, David; Barry, Brendan. Apparatus, systems, and methods for providing computational imaging pipeline. USP2018049934043.
  19. Moloney, David; Richmond, Richard; Donohoe, David; Barry, Brendan; Brick, Cormac; Vesa, Ovidiu Andrei. Apparatus, systems, and methods for providing configurable computational imaging pipeline. USP2015099146747.
  20. Donohoe, David; Barry, Brendan; Moloney, David; Richmond, Richard; Connor, Fergal. Apparatus, systems, and methods for removing noise from an image. USP2015119196017.
  21. Donohoe, David. Apparatus, systems, and methods for removing shading effect from image. USP2016029270872.
  22. Schlansker,Michael S.; Ang,Boon Seong; Kuekes,Philip J.. Branch reconfigurable systems and methods. USP2007037194609.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  24. Wilson, Sophie. Conditional branch instruction capable of testing a plurality of indicators in a predicate register. USP2010127861071.
  25. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  26. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  27. Wang, Yu-Min. Controlling VLIW instruction operations supply to functional units using switches based on condition head field. USP2005036865662.
  28. Brick, Cormac; Barry, Brendan; Connor, Fergal; Moloney, David. Corner detection. USP2017129842271.
  29. Muff, Adam James; Tubbs, Matthew Ray. Execution unit with data dependent conditional write instructions. USP2013018356162.
  30. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  31. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  32. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  33. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  34. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Moreno, Jaime H.; Nair, Ravi; Prener, Daniel A.. Gather/scatter of multiple data elements with packed loading/storing into /from a register file entry. USP2017049632778.
  35. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Moreno, Jaime H.; Nair, Ravi; Prener, Daniel A.. Gather/scatter of multiple data elements with packed loading/storing into/from a register file entry. USP2017049632777.
  36. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  38. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  39. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  40. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  41. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  42. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  43. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  44. Barry, Brendan; Richmond, Richard; Connor, Fergal; Moloney, David. Low power computational imaging. USP2017089727113.
  45. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  46. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  47. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  48. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  49. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  50. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  51. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  52. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  53. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  54. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  55. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  56. Moller, Christian Henrik Luja; Busboom, Carl Donald; Schneider, Dale Edward. Methods and apparatus for improved efficiency in pipeline simulation and emulation. USP2004116826522.
  57. Barry, Edwin Franklin; Marchand, Patrick R.; Pechanek, Gerald George; Larsen, Larry D.. Methods and apparatus for scalable array processor interrupt detection and response. USP2013078489858.
  58. Drabenstott,Thomas L.; Penchanek,Gerald G.; Barry,Edwin F.; Kurak, Jr.,Charles W.. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution. USP2006037010668.
  59. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi. Predication in a vector processor. USP2017029569211.
  60. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi. Predication in a vector processor. USP2017029575756.
  61. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  62. Kim, Doo Hyun; Song, Joon Ho; Kim, Do Hyung; Lee, Shi Hwa. Reconfigurable processor for parallel processing and operation method of the reconfigurable processor. USP2017019558003.
  63. Hara, Kazuhiko. SIMD type microprocessor having processing elements that have plural determining units. USP2012078219783.
  64. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  65. Wilson, Sophie. System and method for selectively controlling operations in lanes in an execution unit of a computer. USP2011077979679.
  66. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  67. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  68. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  69. Saulsbury,Ashley; Parkin,Michael; Rice,Daniel S.. VLIW computer processing architecture having a scalable number of register files. USP2006016988181.
  70. Saulsbury,Ashley; Nettleton,Nyles; Parkin,Michael; Emberson,David R.. VLIW computer processing architecture having the problem counter stored in a register file register. USP2006077080234.
  71. Kobayashi, Yuki. VLIW processor, instruction structure, and instruction execution method. USP2016029250898.
  72. Kobayashi, Yuki. VLIW processor, instruction structure, and instruction execution method. USP2017039606798.
  73. Barry, Brendan; Connor, Fergal; O'Riordan, Martin; Moloney, David; Power, Sean. Variable-length instruction buffer management. USP20180610001993.
  74. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi; Prener, Daniel A.. Vector processing in an active memory device. USP2017029575755.
  75. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi; Prener, Daniel A.. Vector processing in an active memory device. USP2017019535694.
  76. Barlow, Stephen; Bailey, Neil; Ramsdale, Timothy; Plowman, David; Swann, Robert. Vector processing system. USP2010107818540.
  77. Barlow,Stephen; Bailey,Neil; Ramsdale,Timothy; Plowman,David; Swann,Robert. Vector processing system. USP2006047036001.
  78. Barlow,Stephen; Bailey,Neil; Ramsdale,Timothy; Plowman,David; Swann,Robert. Vector processing system. USP2006067069417.
  79. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi. Vector register file. USP2017039594724.
  80. Fleischer, Bruce M.; Fox, Thomas W.; Jacobson, Hans M.; Nair, Ravi. Vector register file. USP2017029582466.
  81. Kageyama, Takahiro; Nishida, Hideshi; Tanaka, Takeshi; Nakajima, Kouji. Very-long instruction word (VLIW) processor and compiler for executing instructions in parallel. USP2017079697004.
  82. Leijten,Jeroen Anton Johan. Zero overhead branching and looping in time stationary processors. USP2007117302555.