$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/76
출원번호 US-0589013 (2000-06-07)
발명자 / 주소
  • Alexander Yuri Usenko
출원인 / 주소
  • Silicon Wafer Technologies, Inc.
인용정보 피인용 횟수 : 78  인용 특허 : 12

초록

A process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate from thermally oxidized silicon wafer so that processing temperatures are limited to 900.degree. C. is disclosed. The substrate is fabricated using H2 split process. Processing temperatures are l

대표청구항

1. A process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate from silicon wafers comprising:providing a first silicon wafer thermal oxidizing of first silicon wafer in a dry ambient to obtain a thickness of the silicon dioxide layer 0.1 to 1 micrometer;

이 특허에 인용된 특허 (12)

  1. Henley Francois J. ; Cheung Nathan W., Gettering technique for silicon-on-insulator wafers.
  2. Hong Stella Q. ; Wetteroth Thomas A. ; Wilson Syd Robert, Method for fabricating a semiconductor device using lateral gettering.
  3. Lee Sahng Kyoo,KRX ; Park Sang Kyun,KRX, Method for fabricating semiconductor wafers.
  4. Goesele Ulrich M. ; Tong Q.-Y., Method for the transfer of thin layers of monocrystalline material to a desirable substrate.
  5. Cheung Nathan W. ; Lu Xiang ; Hu Chenming, Method of separating films from bulk substrates by plasma immersion ion implantation.
  6. Brady Frederick T. (Chantilly VA) Haddad Nadim F. (Oakton VA), Method to radiation harden the buried oxide in silicon-on-insulator structures.
  7. Henley Francois J. ; Cheung Nathan W., Pressurized microbubble thin film separation process using a reusable substrate.
  8. Fukunaga Takeshi,JPX, Process for production of SOI substrate and process for production of semiconductor device.
  9. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  10. Vu Truc Q. ; Chang Chen-Chi P. ; Cable James S. ; Li Mei F., Radiation-hard, low power, sub-micron CMOS on a SOI substrate.
  11. Hughes Harold ; McMarr Patrick, Radiation-hardening of SOI by ion implantation into the buried oxide layer.
  12. Ohshima Hisayoshi,JPX ; Matsui Masaki,JPX ; Onoda Kunihiro,JPX ; Yamauchi Shoichi,JPX, Semiconductor substrate manufacturing method.

이 특허를 인용한 특허 (78)

  1. Linn, Jack H.; Speece, William H.; Shlepr, Michael G.; Rouse, George V., Bonded substrate for an integrated circuit containing a planar intrinsic gettering zone.
  2. Farrar,Paul A.; Geusic,Joseph, Buried conductor patterns formed by surface transformation of empty spaces in solid state materials.
  3. Allibert, Frédéric; Kerdiles, Sébastien, Charge reservoir structure.
  4. Currie,Matthew T., Control of strain in device layers by prevention of relaxation.
  5. Currie,Matthew T., Control of strain in device layers by selective relaxation.
  6. Wu,Kenneth C.; Fitzgerald,Eugene A.; Taraschi,Gianni; Borenstein,Jeffrey T., Etch stop layer system.
  7. Forbes, Leonard, Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers.
  8. Forbes, Leonard, Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers.
  9. Forbes, Leonard; Geusic, Joseph E., Gettering using voids formed by surface transformation.
  10. Forbes, Leonard; Geusic, Joseph E., Gettering using voids formed by surface transformation.
  11. Forbes, Leonard; Geusic, Joseph E., Gettering using voids formed by surface transformation.
  12. Forbes,Leonard; Geusic,Joseph E., Gettering using voids formed by surface transformation.
  13. Currie, Matthew T., Hybrid fin field-effect transistor structures and related methods.
  14. Forbes, Leonard, Localized compressive strained semiconductor.
  15. Forbes,Leonard, Localized strained semiconductor on insulator.
  16. Forbes,Leonard, Localized strained semiconductor on insulator.
  17. Kwon, Sung Ku; Cho, Young Kyun; Kim, Jong Dae, Manufacturing method of silicon on insulator wafer.
  18. Walitzki, Hans J., Method and apparatus for transferring a thin layer of semiconductor material.
  19. Yamashita, Masashi; Tsubokura, Mitsutaka; Kiyama, Makoto, Method and device for determining backgate characteristics.
  20. Kononchuk, Oleg, Method for producing a semiconductor-on-insulator structure.
  21. Akiyama, Shoji; Kubota, Yoshihiro; Ito, Atsuo; Kawai, Makoto; Tobisaka, Yuuji; Tanaka, Koichi, Method for producing semiconductor substrate.
  22. Cheng,Zhiyuan; Fitzgerald,Eugene A.; Antoniadis,Dimitri A., Method of fabricating a semiconductor structure that includes transferring one or more material layers to a substrate and smoothing an exposed surface of at least one of the material layers.
  23. Geusic,Joseph E.; Marsh,Eugene P., Method of forming mirrors by surface transformation of empty spaces in solid state materials.
  24. Geusic,Joseph E.; Marsh,Eugene P., Method of forming mirrors by surface transformation of empty spaces in solid state materials.
  25. Geusic,Joseph E.; Marsh,Eugene P., Method of forming mirrors by surface transformation of empty spaces in solid state materials and structures thereon.
  26. Yeo, Yee-Chia; Lee, Wen-Chin, Method of forming strained silicon on insulator substrate.
  27. Schulze, Hans-Joachim, Method of manufacturing a semiconductor device having an impurity concentration.
  28. Schulze, Hans-Joachim, Method of reducing an impurity concentration in a semiconductor body, method of manufacturing a semiconductor device and semiconductor device.
  29. Fitzgerald,Eugene; Currie,Matthew, Methods for fabricating strained layers on semiconductor substrates.
  30. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming III-V semiconductor device structures.
  31. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by mechanically inducing strain.
  32. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by use of cleave planes.
  33. Schwarzenbach, Walter; Ben Mohamed, Nadia; Maleville, Christophe; Maunand Tussot, Corinne, Methods for minimizing defects when transferring a semiconductor useful layer.
  34. Currie,Matthew T., Methods of forming hybrid fin field-effect transistor structures.
  35. Canham, John S., Methods of forming radiation-hardened semiconductor structures.
  36. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods of forming strained-semiconductor-on-insulator device structures.
  37. Lochtefeld,Anthony J.; Langdo,Thomas A.; Hammond,Richard; Currie,Matthew T.; Braithwaite,Glyn; Fitzgerald,Eugene A., Methods of forming strained-semiconductor-on-insulator finFET device structures.
  38. Cha, Yong Won; Suh, Dong Chul; Bae, Dae Lok, Methods of manufacturing a three-dimensional semiconductor device and semiconductor devices fabricated thereby.
  39. Ramappa, Deepak; Blake, Julian G., Pressurized treatment of substrates to enhance cleaving process.
  40. Raskin, Jean Pierre; Lederer, Dimitri; Brunier, François, Process for manufacturing a multilayer structure made from semiconducting materials.
  41. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  42. Falster,Robert J.; Libbert,Jeffrey L., Process for producing silicon on insulator structure having intrinsic gettering by ion implantation.
  43. Unlu,M. Selim; Emsley,Matthew K., Reflective layer buried in silicon and method of fabrication.
  44. Yeo, Yee-Chia; Chen, Hao-Yu; Tsao, Hsun-Chih; Yang, Fu-Liang; Hu, Chenming, SOI chip with mesa isolation and recess resistant regions.
  45. Yeo, Yee-Chia; Chen, Hao-Yu; Tsao, Hsun-Chih; Yang, Fu-Liang; Hu, Chenming, SOI chip with mesa isolation and recess resistant regions.
  46. Yeo, Yee-Chia; Hu, Chenming, SOI chip with recess-resistant buried insulator and method of manufacturing the same.
  47. Yeo,Yee Chia; Hu,Chenming, SOI chip with recess-resistant buried insulator and method of manufacturing the same.
  48. Yoshikawa, Eiji; Ichikawa, Jyunichi; Yoshida, Yukihisa, SOI wafer, manufacturing method therefor, and MEMS device.
  49. Nakamura,Mitsutoshi; Amakawa,Hirotaka, Semiconductor device.
  50. Nakajima, Hiroomi, Semiconductor device and manufacturing method thereof.
  51. Schulze, Hans-Joachim, Semiconductor device having an impurity concentration and method of manufacturing thereof.
  52. Hiraizumi,Marie, Semiconductor device having fully and partially depleted SOI elements on a substrate.
  53. Cheng, Zhiyuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A., Semiconductor device structure.
  54. Forbes, Leonard, Semiconductor on insulator structure.
  55. Abe, Takao; Matsuura, Takashi; Murota, Junichi, Semiconductor wafer and method for producing the same.
  56. Forbes,Leonard, Semiconductors bonded on glass substrates.
  57. Falster, Robert J.; Libbert, Jeffrey L., Silicon on insulator structure having an epitaxial layer and intrinsic gettering.
  58. Forbes,Leonard, Silicon oxycarbide substrates for bonded silicon on insulator.
  59. Yeo, Yee-Chia; Yang, Fu-Liang, Silicon-on-insulator chip with multiple crystal orientations.
  60. Yeo, Yee-Chia; Yang, Fu-Liang, Silicon-on-insulator chip with multiple crystal orientations.
  61. Yeo,Yee Chia; Yang,Fu Liang, Silicon-on-insulator chip with multiple crystal orientations.
  62. Forbes,Leonard, Strained Si/SiGe structures by ion implantation.
  63. Forbes,Leonard, Strained Si/SiGe structures by ion implantation.
  64. Forbes,Leonard, Strained Si/SiGe/SOI islands and processes of making same.
  65. Forbes,Leonard, Strained Si/SiGe/SOI islands and processes of making same.
  66. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained germanium-on-insulator device structures.
  67. Ge, Chung-Hu; Lee, Wen-Chin; Hu, Chenming, Strained silicon structure.
  68. Ge,Chung Hu; Lee,Wen Chin; Hu,Chenming, Strained silicon structure.
  69. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  70. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  71. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures with elevated source/drain regions.
  72. Langdo,Thomas A.; Currie,Matthew T.; Braithwaite,Glyn; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator finFET device structures.
  73. Forbes, Leonard; Geusic, Joseph E., Three-dimensional photonic crystal waveguide structure and method.
  74. Forbes,Leonard; Geusic,Joseph E., Three-dimensional photonic crystal waveguide structure and method.
  75. Kerdiles, Sébastien; Maleville, Christophe; Letertre, Fabrice; Rayssac, Olivier, Transfer method with a treatment of a surface to be bonded.
  76. Forbes,Leonard, Ultra-thin semiconductors bonded on glass substrates.
  77. Forbes,Leonard, Ultra-thin semiconductors bonded on glass substrates.
  78. Forbes,Leonard, Wafer gettering using relaxed silicon germanium epitaxial proximity layers.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로