$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for arbitration of a plurality of processing modules 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/368
출원번호 US-0079600 (1998-05-15)
발명자 / 주소
  • Robert T. Regis
출원인 / 주소
  • InterDigital Technology Corporation
대리인 / 주소
    Volpe and Koenig, P.C.
인용정보 피인용 횟수 : 13  인용 특허 : 36

초록

An arbitration system which allows communication between a plurality of competing processing modules over a shared communication bus. The system comprises an arbitration line coupled to a controller located on each processing module. When a processing module desires access to the communication bus,

대표청구항

1. An arbitration system allowing communication between a plurality of competing processing modules over a shared communication bus comprising:a common serial arbitration line coupled to a controller located on each processing module; each controller executing the same arbitration protocol; and each

이 특허에 인용된 특허 (36)

  1. Seitz Charles L. (San Luis Rey CA) Parker Marshall M. (San Diego CA), Access request mechanism for a serial data input/output system.
  2. Desor Hans-Jurgen (Denzlingen DEX) Mehrgardt Soenke (March-Neuershausen DEX), Apparatus and methods for bus arbitration in a multimaster system.
  3. Holt Craig S. (Canton MA) Keren-Zvi Joseph (Sharon MA) Hasley Lloyd A. (Austin TX), Arbitration among multiple users of a shared resource.
  4. Aguilhon Bernard (Villeneuve-Loubet FRX) Doucet Ren (Le Touvet FRX) Karcher Jean-Francois (Valbonne FRX), Arbitration method and bus for serial data transmission.
  5. Matteson Keith D. (Austin TX), Bus arbiter with equitable priority scheme.
  6. Ikeda Sadanobu (Tokyo JPX), Bus arbitration network capable of quickly carrying out arbitration among bus masters.
  7. DeVries Paul A. (Wayne MI) Smith Brian R. (Ann Arbor MI) Parker Jay S. (Portland OR), Bus interface.
  8. Wheelwright Lynn M. (Santa Rosa CA) Harmon William B. (Santa Rosa CA) Coffron James W. (Santa Rosa CA), Bus system.
  9. Kipnis Shlomo (Brookline MA), Bus-based priority arbitration system with optimum codewords.
  10. Bagnoli Carlo (Milan ITX) Perrella Guido (Pescara ITX) Majo Tommaso (Paderno Dugnano ITX), Centralized arbitration system using the status of target resources to selectively mask requests from master units.
  11. Grimes Gary J. (Thornton CO), Circuitry for allocating access to a demand shared bus.
  12. Lenney Mark A. (Santa Clara CA) Chin Hon W. (Palo Alto CA), Computer network switching system with expandable number of ports.
  13. Sone Hironao (Yokohama JPX) Sekiya Kazuo (Tokyo JPX) Ishikawa Hiroshi (Shizuoka JPX) Kanada Yoshihisa (Itabashi-ku JPX), Computer system and system expansion unit.
  14. Cobbs David (Marlboro MA) Williams Stephen R. (Jamaica Plain MA), Computer system with a bus controller.
  15. Csapo John (Glenview IL) Schlechte Gary L. (Naperville IL) Williams Victor F. (Oak Park IL), Data packet multiplexer/demultiplexer.
  16. Terada Hiroaki (Osaka JPX) Asada Katsuhiko (Hyogo JPX) Nishikawa Hiroaki (Osaka JPX) Shima Kenji (Hyogo JPX) Komori Shinji (Hyogo JPX) Meichi Mitsuo (Hyogo JPX) Shimizu Masahisa (Osaka JPX) Miyata So, Data transmission apparatus having cascaded data processing modules for daisy chain data transfer.
  17. Quinquis Jean-Paul (rue de Cornic Perros-Guirec FRX 22700), Data transmission system resolving access conflicts between transmitters-receivers to a common bus.
  18. Cho Jin Young,KRX ITX 500-170, Distributed priority arbitrating method and system in multi-point serial networks with different transmission rates.
  19. Pearson Robert B. (Cold Spring NY), High performance I/O processor.
  20. Tetrick Raymond S. (Portland OR) Beaston John (Hillsboro OR) Farrell Robert L. (Portland OR) Sarabi Alireza (Hillsboro OR) Balachandran Sudarshan (Aloha OR) Jacks ; Jr. Edwin L. (Beaverton OR) Kassel, High speed parallel bus and data transfer method.
  21. Budde David L. (Portland OR) Carson David G. (Hillsboro OR) Johnson David B. (Portland OR) Wilde Doran K. (Aloha OR), Interface for use between a memory and components of a module switching apparatus.
  22. Oprescu Florin (Sunnyvale CA) Teener Michael D. (Santa Cruz CA), Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface.
  23. Schmid Mark E. (College Park MD) Trapp Robert L. (Laurel MD) Davidoff Alexander E. (Columbia MD), Method and apparatus for bus arbitration using a pseudo-random sequence.
  24. Somer Gregory B., Method and apparatus for performing collision detection and arbitration within an expansion bus having multiple transmis.
  25. Alnuweiri Hussein (Port Moody CAX), Method and apparatus for priority arbitration among devices in a computer system.
  26. Frame Robert C. (Westboro MA) Zayas Fernando A. (Stow MA), Method and apparatus for transferring information over a common parallel bus using a fixed sequence of bus phase transit.
  27. Miesterfeld Frederick O. R. (Troy MI) Fassnacht Ronald E. (Rochester MI) McCambridge John M. (Northville MI), Method of data arbitration and collision detection in a data bus.
  28. Chang Ki S. (Houston TX) Patrick Michael W. (Houston TX) Sacarisen Stephen P. (Houston TX) Stambaugh Mark A. (Houston TX), Microprocessor with integrated CPU, RAM, timer, bus arbiter data for communication system.
  29. Lentz Derek J. ; Hagiwara Yasuaki ; Lau Te-Li ; Tang Cheng-Long ; Nguyen Le Trong, Multi processor system having dynamic priority based on row match of previously serviced address, number of times denied.
  30. Szeto Kenneth H. (Lawndale CA) Hill Frank A. (Manhattan Beach CA), Multi-master communication bus system with parallel bus request arbitration.
  31. Row Edward J. (Mountain View CA) Boucher Laurence B. (Saratoga CA) Pitts William M. (Los Altos CA) Blightman Stephen E. (San Jose CA), Parallel I/O network file server architecture.
  32. Eswaran Kapali P. (San Jose CA) Hamacher Vincent C. (Toronto CA CAX) Shedler Gerald St. (Los Gatos CA), Port logic for a communication bus system.
  33. Brunnett Carl J. (Willoughby Hills OH) Gocal Beverly M. (Richmond Hts. OH) Kerber Michael M. (Lisle IL) Pexa James M. (Cleveland Hts. OH) Vrettos Chris J. (Willoughby OH), Prism architecture for CT scanner image reconstruction.
  34. Kirtley ; Jr. James L. (Brookline MA) Sterling Thomas L. (Arlington MA) Williams Ronald D. (Chesapeake VA), Serial multi-drop data link.
  35. Courtright ; II William V. ; Delaney William P. ; Fredin Gerald J., System controller with plurality of memory queues for prioritized scheduling of I/O requests from priority assigned clients.
  36. Schaffer Mark Michael ; Dieffenderfer James N. ; Green ; III Edward Hammond ; Revilla Juan Guillermo, System, methods and computer program products for flexibly controlling bus access based on fixed and dynamic priorities.

이 특허를 인용한 특허 (13)

  1. Lomp, Gary R.; Ozluturk, Faith M.; Kowalski, John, Automatic power control system for a code division multiple access (CDMA) communications system.
  2. Lomp,Gary; Ozluturk,Fatih; Kowalski,John, Automatic power control system for a code division multiple access (CDMA) communications system.
  3. Barus, Daniel J, Autonomous, scalable, digital system for emulation of wired-or hardware connection.
  4. Ozluturk, Fatih M.; Jacques, Alexander M.; Lomp, Gary R.; Kowalski, John, Code division multiple access (CDMA) communication system.
  5. Kamei, Nobuo; Morita, Kenichi; Minami, Takeshi; Shionoya, Kazunori; Nakatani, Munehiro, DMA controller with dynamically variable access priority.
  6. Morales,Carlos H., Key-based collision detection algorithm for multi-initiator domain validation.
  7. Ozluturk, Fatih; Lomp, Gary R.; Kowalski, John, Method and apparatus for adaptive power control for spread-spectrum communications.
  8. Ozluturk, Fatih; Lomp, Gary, Method and subscriber unit for performing power control.
  9. Toguchi, Kazunobu; Sato, Takashi, Method to prevent net update oscillation.
  10. Foster, Eric M.; Herndon, Steven B.; Retter, Eric E.; Svec, Ronald S., Pre-arbitration request limiter for an integrated multi-master bus system.
  11. Subrahmanyan, Ravi; Seiders, Mark L.; Holloway, Peter R., Single wire interface with collision detection.
  12. Ozluturk,Fatih M.; Lomp,Gary R., System for using rapid acquisition spreading codes for spread-spectrum communications.
  13. Lomp, Gary; Ozluturk, Fatih; Silverberg, Avi, Transferring voice and non-voice data.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로