$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Voltage generating circuit and reference voltage source circuit employing field effect transistors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G05F-003/16
출원번호 US-0748190 (2000-12-27)
우선권정보 JP-0372432 (1999-12-28); JP-0014330 (2000-01-24); JP-0386059 (2000-12-19)
발명자 / 주소
  • Shunsuke Andoh JP
  • Hirofumi Watanabe JP
출원인 / 주소
  • Ricoh Company, Ltd. JP
대리인 / 주소
    Dickstein Shapiro Morin & Oshinsky LLP
인용정보 피인용 횟수 : 75  인용 특허 : 5

초록

A voltage generating circuit includes a plurality of field effect transistors at least partially having gates same in conductivity type but different in impurity concentration. The gates are different in impurity concentration by not less than one digit.

대표청구항

1. A voltage generating circuit comprising a plurality of field effect transistors at least partially having gates same in conductivity type but different in impurity concentration.

이 특허에 인용된 특허 (5)

  1. Furutani Kiyohiro (Hyogo JPX), Intermediate potential generator stably providing an internal voltage precisely held at a predeterminded intermediate po.
    상세보기
  2. Yoh Kanji (Kokubunji JPX) Yamashiro Osamu (Omiya JPX) Meguro Satoshi (Kodaira JPX) Nagasawa Koichi (Kunitachi JPX) Nishimura Kotaro (Kokubunji JPX) Wakimoto Harumi (Hino JPX) Narita Kazutaka (Kodaira, Reference voltage generator device.
    상세보기
  3. Oguey Henri (Corcelles CHX) Gerber Bernard (Neuchatel CHX), Reference voltage source.
    상세보기
  4. Matsuura Yoshiaki (Tokyo JPX), Semiconductor device.
    상세보기
  5. Nishino Toshikazu (Kawasaki JPX) Miyake Mutsuko (Urawa JPX) Kawabe Ushio (Nishitama JPX) Harada Yutaka (Kodaira JPX) Aoki Masaaki (Minato JPX) Hirano Mikio (Ome JPX), Superconducting device.
    상세보기

이 특허를 인용한 특허 (75)

  1. Lindert, Nick; Cea, Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
    상세보기
  2. Doyle, Brian S.; Jin, Been-Yih; Kavalieros, Jack T.; Datta, Suman; Brask, Justin K.; Chau, Robert S., CMOS devices with a single work function gate electrode and method of fabrication.
    상세보기
  3. Aota,Hideyuki, Constant current generating circuit using resistor formed of metal thin film.
    상세보기
  4. Brask, Justin K.; Datta, Suman; Doczy, Mark L.; Blackwell, James M.; Metz, Matthew V.; Kavalieros, Jack T.; Chau, Robert S., Dielectric interface for group III-V semiconductor device.
    상세보기
  5. Radosavljevic, Marko; Datta, Suman; Doyle, Brian S.; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Majumdar, Amian; Chau, Robert S., Field effect transistor with metal source/drain regions.
    상세보기
  6. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  7. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  8. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  9. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  10. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  11. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  12. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  13. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  14. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
    상세보기
  15. Nomura, Hiroshi; Saiki, Takashi; Sakoda, Tsunehisa, Field effect transistors with different gate widths.
    상세보기
  16. Yoneda, Kazuhiro; Watanabe, Hirofumi; Negoro, Takaaki; Aisu, Katsuhiko; Nakatani, Yasukazu; Sakurano, Katsuyuki, Imaging device, control method of imaging device, and pixel structure.
    상세보기
  17. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors.
    상세보기
  18. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
    상세보기
  19. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
    상세보기
  20. Lin,Yung Lin; Liu,Da, Liquid crystal display system with lamp feedback.
    상세보기
  21. Gheorghe, Ionel; Balteanu, Florinel G., Low power bandgap circuit.
    상세보기
  22. Coimbra, Ricardo Pureza; Vilas Boas, André Luis; Olmos, Alfredo, Low power circuit for amplifying a voltage without using resistors.
    상세보기
  23. Kobayashi, Daisuke, Low power input buffer using flipped gate MOS.
    상세보기
  24. Anderson, Brent A.; Nowak, Edward J., Metal-gate high-k reference structure.
    상세보기
  25. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
    상세보기
  26. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
    상세보기
  27. Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Chau, Robert S., Method of patterning a film.
    상세보기
  28. Brask, Justin K.; Kavalieros, Jack; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S.; Doyle, Brian S., Methods for patterning a semiconductor film.
    상세보기
  29. Rios, Rafael; Doyle, Brian S.; Linton, Jr., Thomas D.; Kavalieros, Jack, N-gate transistor.
    상세보기
  30. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  31. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  32. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  33. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  34. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  35. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  36. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
    상세보기
  37. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
    상세보기
  38. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
    상세보기
  39. Brask, Justin K.; Dovle, Brian S.; Kavalleros, Jack; Doczy, Mark; Shah, Uday; Chau, Robert S., Nonplanar transistors with metal gate electrodes.
    상세보기
  40. Kinugawa,Hiroki; Ishikawa,Yoshinori, Output circuit.
    상세보기
  41. Negoro, Takaaki; Miki, Yoshihiko; Sakurano, Katsuyuki; Tsuda, Keiji; Watanabe, Hirofumi, Phototransistor and semiconductor device.
    상세보기
  42. Kavalieros, Jack T.; Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Datta, Suman; Doczy, Mark L.; Metz, Matthew V.; Chau, Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
    상세보기
  43. Kavalieros,Jack T.; Brask,Justin K.; Doyle,Brian S.; Shah,Uday; Datta,Suman; Doczy,Mark L.; Metz,Matthew V.; Chau,Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
    상세보기
  44. Aota, Hideyuki, Reference voltage generation circuit, and constant voltage circuit using the reference voltage generation circuit.
    상세보기
  45. Wang, Zhenhua, Reference voltage generator providing a temperature-compensated output voltage.
    상세보기
  46. Watanabe, Hirofumi, Reference voltage source circuit operating with low voltage.
    상세보기
  47. Itoh,Kohzoh, Selecting a reference voltage suitable to load functionality.
    상세보기
  48. Kimura, Hajime, Semiconductor device.
    상세보기
  49. Kimura, Hajime, Semiconductor device.
    상세보기
  50. Kimura, Hajime, Semiconductor device.
    상세보기
  51. Kimura, Hajime, Semiconductor device.
    상세보기
  52. Kimura, Hajime, Semiconductor device.
    상세보기
  53. Kimura,Hajime, Semiconductor device.
    상세보기
  54. Kimura,Hajime, Semiconductor device including a pixel having current-driven light emitting element.
    상세보기
  55. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
    상세보기
  56. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
    상세보기
  57. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
    상세보기
  58. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
    상세보기
  59. Hudait, Mantu K.; Shaheen, Mohamad A.; Chow, Loren A.; Tolchinsky, Peter G.; Fastenau, Joel M.; Loubychev, Dmitri; Liu, Amy W. K., Stacking fault and twin blocking barrier for integrating III-V on Si.
    상세보기
  60. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
    상세보기
  61. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
    상세보기
  62. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
    상세보기
  63. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
    상세보기
  64. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
    상세보기
  65. Watanabe, Hirofumi, Temperature sensing circuit.
    상세보기
  66. Watanabe,Hirofumi, Temperature sensing circuit.
    상세보기
  67. Aota, Hideyuki; Watanabe, Hirofumi, Temperature sensor.
    상세보기
  68. Aota,Hideyuki; Watanabe,Hirofumi, Temperature sensor.
    상세보기
  69. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
    상세보기
  70. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
    상세보기
  71. Andoh, Shunsuke; Watanabe, Hirofumi, Voltage generating circuit and reference voltage source circuit employing field effect transistors.
    상세보기
  72. Andoh, Shunsuke; Watanabe, Hirofumi, Voltage generating circuit and reference voltage source circuit employing field effect transistors.
    상세보기
  73. Mitchell, David J.; Fraley, John R.; Yang, Jie; Schillig, Cora; Western, Bryon; Schupbach, Roberto Marcelo, Voltage regulator circuitry operable in a high temperature environment of a turbine engine.
    상세보기
  74. Dix, Gregory, Work function based voltage reference.
    상세보기
  75. Dix, Gregory, Work function based voltage reference.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로