$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Heat dissipation ball grid array package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0860421 (2001-05-18)
우선권정보 TW-89119205 (2000-09-19)
발명자 / 주소
  • Huang, Chien-Ping
  • Her, Tzong-Dar
출원인 / 주소
  • Siliconware Precision Industries Co., Ltd.
대리인 / 주소
    J.C. Patents
인용정보 피인용 횟수 : 114  인용 특허 : 12

초록

A heat dissipation ball grid array package includes the following elements. A plurality of first thermal ball pads is formed on the underside of a substrate in the area covered by chip. A plurality of second thermal ball pads or a heat dissipation ring is formed outside the first thermal ball pads.

대표청구항

A heat dissipation ball grid array package includes the following elements. A plurality of first thermal ball pads is formed on the underside of a substrate in the area covered by chip. A plurality of second thermal ball pads or a heat dissipation ring is formed outside the first thermal ball pads.

이 특허에 인용된 특허 (12)

  1. Chien Ping Huang TW; Kevin Chiang TW; Tzong Da Ho TW, Ball grid array integrated circuit package structure.
  2. Selna Erich, Ball grid array package for an integrated circuit.
  3. Nakashima Takashi (Kitakyushu JPX), Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding fun.
  4. Lo Randy H. Y.,TWX ; Lai Jeng Yuan,TWX ; Ko Eric,TWX ; Ho Tzong-Da,TWX, Ball-grid array integrated circuit package with an embedded type of heat-dissipation structure and method of manufacturing the same.
  5. Bond Robert H. (Plano TX) Hundt Michael J. (Double Oak TX), Ball-grid-array integrated circuit package with solder-connected thermal conductor.
  6. Garbelli Francesco,ITX ; Oggioni Stefano,ITX, Electronic package with enhanced pad design.
  7. Umezawa Kazuhiko,JPX, Integrated circuit device cooling structure.
  8. Teng Kun-Tang,TWX ; Jian Shin-Tang,TWX ; Huang Shu-Chen,TWX, Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping arou.
  9. Walz Dale D. (Colorado Springs CO), Integrated circuit packaging with improved heat transfer and reduced signal degradation.
  10. Newman Keith G. (Sunnyvale CA), Method of making integrated circuit package having multiple bonding tiers.
  11. Barrow Michael, Perimeter matrix ball grid array circuit package with a populated center.
  12. Shu Jung Ma TW, Substrate having specific pad distribution.

이 특허를 인용한 특허 (114)

  1. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  2. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  3. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  4. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  5. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  6. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  7. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  8. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  9. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  10. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  11. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  12. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  13. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  14. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  15. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  16. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  17. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  18. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  19. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  20. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  21. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  22. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  23. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  24. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  25. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  26. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  27. Yokozuka, Takehide; Harada, Masahide; Yamashita, Shiro; Uchiyama, Kaoru; Eguchi, Shuji; Asano, Masahiko; Sato, Koji, Electronic device.
  28. Tokunaga, Kenji, Electronic device, package having the same, and electronic apparatus.
  29. Yeo, Yong Kee; Pinjala, Damaruganath; Iyer, Mahadevan K., Enhanced chip scale package for flip chips.
  30. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  31. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  32. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  33. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  34. Barnett, Peter Andrew; Kneale, Todd Douglas; Alexander, Steven Bruce; Domae, Terrance Paul, Foldable, portable trauma treatment and monitoring patient platform.
  35. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  36. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  37. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  38. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  39. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  40. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  41. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  42. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  43. Glenn, Thomas P., Integrated circuit package and method of making the same.
  44. Glenn, Thomas P., Integrated circuit package and method of making the same.
  45. Glenn, Thomas P., Integrated circuit package and method of making the same.
  46. Glenn, Thomas P., Integrated circuit package and method of making the same.
  47. Glenn, Thomas P., Integrated circuit package and method of making the same.
  48. Lee, Sangkwon; Lee, Tae Keun, Integrated circuit package system with a heat sink.
  49. Kim, Taeho; Lee, Tae Keun, Integrated circuit package system with heat dissipation enclosure.
  50. Do, Byung Tai; Trasporto, Arnel Senosa; Chua, Linda Pei Ee; Ang, Wei Chun, Integrated circuit packaging system with thermal structures and method of manufacture thereof.
  51. Celaya,Phillip C.; Donley,James S.; St. Germain,Stephen C., Lead-free integrated circuit package structure.
  52. Lee, Hyung Ju, Leadframe for semiconductor package.
  53. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  54. Lee, Dong Yeoul; Min, Kyeong Ik; Lee, Chang Sub, Light emitting device package and manufacturing method thereof.
  55. Kaizuka, Masao, Low thermal resistance package.
  56. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  57. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  58. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  59. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  60. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  61. Wei, Shih-Long; Hsiao, Shen-Li; Ho, Chien-Hung, Method for forming package substrate.
  62. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  63. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  64. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  65. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  66. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  67. Watanabe, Yousuke, Mobile terminal device and method for radiating heat therefrom.
  68. Kneale, Todd Douglas; Alexander, Steven Bruce; Domae, Terrance Paul; Quillen, John William; Bongiovanni, Richard Anthony; Barnett, Peter Andrew, Modular transportable life support device.
  69. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  70. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  71. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  72. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  73. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  74. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  75. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  76. Clay, Richard Washburn, Passive cooling system integrated into a printed circuit board for cooling electronic components.
  77. Mertol, Atila, Preferentially cooled electronic device.
  78. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  79. Jeong, Eun-woo; Won, Yong-gwang, Semiconductor chip package, printed circuit board assembly including the same and manufacturing methods thereof.
  80. Nakagawa, Tomokatsu; Chikawa, Yasunori; Rai, Akiteru; Katoh, Tatsuya; Sugiyama, Takuya, Semiconductor device and display apparatus.
  81. Tay, Lionel Chien Hui; Badakere, Govindiah G.; Camacho, Zigmund R., Semiconductor device and method of providing a thermal dissipation path through RDL and conductive via.
  82. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  83. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  84. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  85. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  86. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  87. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  88. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  89. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  90. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  91. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  92. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  93. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  94. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  95. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  96. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  97. Lin, Jyh-Rong; Lu, Ming, Semiconductor package and method of manufacturing the same.
  98. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  99. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  100. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  101. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  102. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  103. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  104. Eto, Junya; Hayashi, Kiyotaka, Stacked semiconductor package.
  105. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  106. Kwak, Dong-Ok; Song, Sang-Sub; An, Sang-Ho; Oh, Joon-Young, Substrates for semiconductor devices including internal shielding structures and semiconductor devices including the substrates.
  107. Gaynes, Michael Anthony; Kam, Dong Gun; Liu, Duixian; Reynolds, Scott Kevin, Thermal interface material application for integrated circuit cooling.
  108. Berlin,Carl W.; Sarma,Dwadasi Hara Rama; Myers,Bruce A., Thermal management of surface-mount circuit devices on laminate ceramic substrate.
  109. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  110. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
  111. Nurminen,Janne T, Thermally enhanced component interposer: finger and net structures.
  112. Nurminen,Janne T, Thermally enhanced component substrate.
  113. Nurminen, Janne T, Thermally enhanced component substrate: thermal bar.
  114. Khbeis,Michael; Metze,George; Goldsman,Neil; Akturk,Akin, Use of thermally conductive vias to extract heat from microelectronic chips and method of manufacturing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로