$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for control synthesis using a reachable states look-up table 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/00
출원번호 US-0518553 (2000-03-03)
발명자 / 주소
  • Seawright, J. Andrew
출원인 / 주소
  • Chameleon Systems, Inc.
대리인 / 주소
    Thelen Reid & Priest LLP
인용정보 피인용 횟수 : 98  인용 특허 : 6

초록

A system and method of implementing thereof that maps and condenses system control using reachable state control words is described. The system includes a control logic block, a look-up table which stores N-bit reachable state control words derived from an implementation description N-bit control si

대표청구항

A system and method of implementing thereof that maps and condenses system control using reachable state control words is described. The system includes a control logic block, a look-up table which stores N-bit reachable state control words derived from an implementation description N-bit control si

이 특허에 인용된 특허 (6)

  1. Lawman Gary R., Decoder structure and method for FPGA configuration.
  2. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  3. McElvain Kenneth S., Methods and apparatuses for automatic extraction of finite state machines.
  4. Abbott Curtis, Multilevel logic field programmable device.
  5. Abbott Curtis, Programmable logic datapath that may be used in a field programmable device.
  6. Hanrahan Shaila ; Phillips Christopher E., Reconfigurable program sum of products generator.

이 특허를 인용한 특허 (98)

  1. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Applications of cascading DSP slices.
  2. Ching, Alvin Y.; Wong, Jennifer; New, Bernard J.; Simkins, James M.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Architectural floorplan for a digital signal processing circuit.
  3. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Arithmetic circuit with multiplexed addend inputs.
  4. Wong, Anna Wing Wah; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Simkins, James M.; Vadi, Vasisht Mantra; Schultz, David P., Arithmetic logic unit circuit.
  5. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  6. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  7. Isles, Adrian J., Circuit-level memory and combinational block modeling.
  8. Isles, Adrian J., Circuit-level memory and combinational block modeling.
  9. Wilson, James; Kablotsky, Joshua A.; Stein, Yosef; Prendergast, Colm J.; Yukna, Gregory M.; Mayer, Christopher M., Compute units using local luts to reduce pipeline stalls.
  10. Mang, Yiu-Chung; Dhar, Sanjay; Khandelwal, Vishal; Lee, Kok Kiong, Concurrent optimization of timing, area, and leakage power.
  11. Wilson,James; Stein,Yosef; Kablotsky,Joshua, Condensed Galois field computing system.
  12. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  13. Bair,Dean G.; Kaminski, Jr.,Edward J.; Schafer,James L., Controlling the generation and selection of addresses to be used in a verification environment.
  14. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  15. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  16. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  17. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  18. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  19. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  20. Frederick, Michael T.; Somani, Arun K., Depth-optimal mapping of logic chains in reconfigurable fabrics.
  21. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  22. New, Bernard J.; Vadi, Vasisht Mantra; Wong, Jennifer; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing block having a wide multiplexer.
  23. Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Vadi, Vasisht M.; Poon, Chi Fung; Rab, Muhammad Asim, Digital signal processing block with preadder stage.
  24. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a SIMD circuit.
  25. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern circuit for determining termination conditions.
  26. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern detector circuit.
  27. New, Bernard J.; Wong, Jennifer; Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a pattern detector circuit for convergent rounding.
  28. Simkins, James M.; Thendean, John M.; Vadi, Vasisht Mantra; New, Bernard J.; Wong, Jennifer; Wong, Anna Wing Wah; Ching, Alvin Y., Digital signal processing circuit having a pre-adder circuit.
  29. Thendean, John M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Simkins, James M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having an adder circuit with carry-outs.
  30. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having input register blocks.
  31. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra; Schultz, David P., Digital signal processing element having an arithmetic logic unit.
  32. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  33. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  34. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  35. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  36. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  37. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  38. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  39. Frederick, Michael T.; Somani, Arun K., Logic element architecture for generic logic chains in programmable devices.
  40. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  41. Mang, Yiu-Chung; Dhar, Sanjay; Khandelwal, Vishal; Lee, Kok Kiong, Look-up based fast logic synthesis.
  42. Wilson, James; Kablotsky, Joshua A.; Stein, Yosef; Mayer, Christopher M., Lookup table addressing system and method.
  43. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  44. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  45. Vorbach, Martin, Method for debugging reconfigurable architectures.
  46. Vorbach, Martin, Method for debugging reconfigurable architectures.
  47. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  48. Vorbach,Martin, Method for debugging reconfigurable architectures.
  49. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  50. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  51. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  52. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  53. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  54. Wendling, Xavier; Simkins, James M., Method of and circuit for implementing a filter in an integrated circuit.
  55. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  56. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  57. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  58. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  59. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  60. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  61. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  62. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  63. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  64. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  65. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  66. Vorbach, Martin, Methods and devices for treating and/or processing data.
  67. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  68. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  69. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  70. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  71. Wilson, James; Kablotsky, Joshua A.; Stein, Yosef; Prendergast, Colm J.; Yukna, Gregory M.; Mayer, Christopher M., Pipelined digital signal processor.
  72. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
  73. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  74. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  75. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  76. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  77. Wilson, James; Stein, Yosef; Yukna, Gregory; Lahr, Lewis, Programmable compute unit with internal register and bit FIFO for executing Viterbi code.
  78. Stein,Yosef; Primo,Haim, Programmable data encryption engine.
  79. Stein,Yosef; Primo,Haim, Programmable data encryption engine for advanced encryption standard algorithm.
  80. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Programmable device with dynamic DSP architecture.
  81. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with cascading DSP slices.
  82. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with pipelined DSP slices.
  83. Vorbach, Martin, Reconfigurable elements.
  84. Vorbach, Martin, Reconfigurable elements.
  85. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  86. Stein,Yosef; Primo,Haim; Sapir,Yaniv, Reconfigurable input Galois field linear transformer system.
  87. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  88. Stein, Yosef; Primo, Haim, Reconfigurable parallel look up table system.
  89. Vorbach, Martin, Reconfigurable sequencer structure.
  90. Vorbach, Martin, Reconfigurable sequencer structure.
  91. Vorbach, Martin, Reconfigurable sequencer structure.
  92. Vorbach, Martin, Reconfigurable sequencer structure.
  93. Vorbach,Martin, Reconfigurable sequencer structure.
  94. Vorbach, Martin; Bretz, Daniel, Router.
  95. Vorbach,Martin; Bretz,Daniel, Router.
  96. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  97. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  98. Stein, Yosef; Malepati, Hazarathaiah, Variable length decoder system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로