$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Barrier layer structure for copper metallization and method of forming the structure 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C23C-014/18
출원번호 US-0635738 (2000-08-09)
발명자 / 주소
  • Chen, Ling
  • Marcadal, Christophe
출원인 / 주소
  • Applied Materials, Inc.
대리인 / 주소
    Moser, Patterson & Sheridan
인용정보 피인용 횟수 : 49  인용 특허 : 54

초록

A barrier layer structure and a method of forming the structure. The barrier layer structure comprises a bilayer, with a first layer formed by chemical vapor deposition and a second layer formed by physical vapor deposition. The first barrier layer comprises a metal or a metal nitride and the second

대표청구항

1. A method of copper metallization, comprising: depositing a refectory metal barrier layer by chemical vapor deposition; depositing a refractory metal nitride barrier layer by physical vapor deposition on the refectory metal barrier layer; depositing a copper seed layer by physical vapor depos

이 특허에 인용된 특허 (54)

  1. Barnes Michael S. (Mahopac NY) Forster John C. (Poughkeepsie NY) Keller John H. (Newburgh NY), Apparatus for depositing material into high aspect ratio holes.
  2. Santa Cruz Cathy D. ; Childers Robert H., Apparatus, method and formula relating to total-wind statistics.
  3. Akram Salman ; Meikle Scott, Barrier materials for semiconductor devices.
  4. Ference Thomas G. ; Landers William F. ; MacDonald Michael J. ; Mlynko Walter E. ; Murray Mark P. ; Peterson Kirk D., Combined chemical mechanical polishing and reactive ion etching process.
  5. Levine Timothy E. ; Chen Ling ; Chang Mei ; Mosely Roderick C. ; Littau Karl A. ; Raaijmakers Ivo, Construction of a tantalum nitride film on a semiconductor wafer.
  6. Parekh Kunal R., Contact structure for memory device.
  7. Uzoh Cyprian E., Continuous highly conductive metal wiring structures and method for fabricating the same.
  8. Narasimhan Murali K. ; Ngan Kenny King-Tai ; Khurana Nitin ; Stimson Bradley O., Continuous process for forming improved titanium nitride barrier layers.
  9. Wetzel Jeffrey Thomas, Dual in-laid integrated circuit structure with selectively positioned low-K dielectric isolation and method of formation.
  10. Brady Michael F. ; Nijander Casimir R. ; Osenbach John W. ; Palin Michael G. ; Yudina Aleksandra, Forming attached features on a semiconductor substrate.
  11. Nariman Homi E. ; Fulford ; Jr. H. Jim, High-reliability damascene interconnect formation for semiconductor fabrication.
  12. Ding Peijun ; Tao Rong ; Chin Barry ; Carl Dan, IMP technology with heavy gas sputtering.
  13. Gambino Jeffrey P. ; Jaso Mark A. ; Kotecki David E., Integrated circuit having a via and a capacitor.
  14. Hoinkis Mark D., Integrated circuits with copper metallization for interconnections.
  15. Nguyen Tue ; Hsu Sheng Teng, Low resistance contact between circuit metal levels.
  16. Sliwa Jack (Los Altos Hills CA) Farnaam Mohammad (Santa Clara CA) Dixit Pankaj (Sunnyvale CA) Shen Lewis N. (Cupertino CA), Making a high speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression.
  17. Kurino Hiroyuki (Ushiku JPX) Ogata Yasuhiro (Tsuchiura JPX), Method for concurrent formation of contact and via holes.
  18. Huang Yimin,TWX, Method for forming dual damascene structure.
  19. Ho Yu Q. (Kanata CAX) Jolly Gurvinder (Orleans CAX) Emesh Ismail T. (Cumberland CAX), Method for forming interconnect structures for integrated circuits.
  20. Taguchi Mitsuru (Tokyo JPX) Sumi Hirofumi (Kanagawa JPX), Method for forming interconnector.
  21. Takasu Hidemi (Kyoto JPX), Method for manufacturing semiconductor device having grown layer on insulating layer.
  22. Zhao Jun ; Luo Lee ; Jin Xiao Liang, Method for substrate processing with improved throughput and yield.
  23. Nihei Masayasu (Hitachi JPX) Onuki Jin (Hitachi JPX) Koubuchi Yasushi (Hitachi JPX) Miyazaki Kunio (Hitachi JPX) Itagaki Tatsuo (Tokyo JPX), Method of and apparatus for sputtering.
  24. Tu Yeur-Luen,TWX ; Tsai Chia-Shiung,TWX ; Chi Min-Hwa,TWX, Method of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process.
  25. Chung Hsien-Ta,TWX ; Yew Tri-Rung,TWX ; Lur Water,TWX, Method of fabricating dual damascene.
  26. Ong Edith (Saratoga CA), Method of filling contacts in semiconductor devices.
  27. Geffken Robert M. ; Luce Stephen E., Method of forming a self-aligned copper diffusion barrier in vias.
  28. Frisa Larry E. ; Chuang Hak-Lay, Method of forming an interconnect structure with a graded composition using a nitrided target.
  29. Yamamoto Hiroshi (Chiba JPX) Takeyasu Nobuyuki (Chiba JPX) Ohta Tomohiro (Urayasu JPX), Method of forming multilayered wiring structure in semiconductor device.
  30. Hsu Wei-Yung ; Hong Qi-Zhong, Method of improving texture of metal films in semiconductor integrated circuits.
  31. Haase Jerome B. (Stewartville MN) Thompson James M. (Rochester MN) Tobin Adrian M. (Rochester MN) Wichmann William R. (Elgin MN), Method of making a thin film thermal print head.
  32. Meijer Petrus M.,NLX ; Manders Bartholome S.,NLX, Method of manufacturing an electronic device comprising two layers of organic-containing material.
  33. Ho Paul Kwok Keung,SGX ; Zhou Mei Sheng,SGX ; Gupta Subhash,SGX, Method to create a controllable and reproducible dual copper damascene structure.
  34. Chang Weng,TWX ; Chen Ying-Ho,TWX ; Jang Syun-Ming,TWX, Method to improve metal line adhesion by trench corner shape modification.
  35. Wang Fei ; Lyons Christopher F. ; Nguyen Khanh B. ; Bell Scott A. ; Levinson Harry J. ; Yang Chih Yuh, Method using a thin resist mask for dual damascene stop layer etch.
  36. Oh Jae-eung,KRX ; Lee Sang-in,KRX ; Park Chang-soo,KRX, Methods for forming an amorphous tantalum nitride film.
  37. Krause Dennis L. (Atkinson NH), Methods of and apparatus for sputtering material onto a substrate.
  38. Maydan Dan (Los Altos Hills CA) Somekh Sasson (Redwood City CA) Wang David N. (Cupertino CA) Cheng David (San Jose CA) Toshima Masato (San Jose CA) Harari Isaac (Mountain View CA) Hoppe Peter D. (Sun, Multi-chamber integrated process system.
  39. Shankar Krishna (Mountain View CA) Ramani Ram (San Jose CA), Multilayer interconnection for integrated circuit structure having two or more conductive metal layers.
  40. Kawata Masato,JPX, Nonvolatile semiconductor memory device and method of manufacturing the same.
  41. Simon Andrew H. ; Uzoh Cyprian E., Open-bottomed via liner structure and method for fabricating same.
  42. Tseng Horng-Huei (Hsin Chu TWX) Lu Chih-Yuan (Hsin Chu TWX), Optimized contact plug process.
  43. Lukanc Todd P. ; Wang Fei ; Avanzino Steven C., Optimized trench/via profile for damascene filling.
  44. Fu Jianming ; Chen Fusen, Process for forming improved titanium-containing barrier layers.
  45. Zhao Bin (Austin TX) Vasudev Prahalad K. (Austin TX) Dubin Valery M. (Cupertino CA) Shacham-Diamand Yosef (Ithaca NY) Ting Chiu H. (Saratoga CA), Selective electroless copper deposited interconnect plugs for ULSI applications.
  46. Blake Jeffrey T. ; Maidelis Talivaldis I., Self aligning dial for instrument gauge.
  47. DeBoer Scott Jeffrey ; Gealy F. Daniel ; Thakur Randhir P. S., Semiconductor circuit components and capacitors.
  48. Chittipeddi Sailesh ; Merchant Sailesh Mansinh, Silicon IC contacts using composite TiN barrier layer.
  49. Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Sputter deposited barrier layers.
  50. Tepman Avi (Cupertino CA) Grunes Howard (Santa Cruz CA) Somekh Sasson (Los Altos Hills CA) Maydan Dan (Los Altos Hills CA), Staged-vacuum wafer processing system and method.
  51. Koyama Masataka (Yokohama JPX) Satoh Kiyoshi (Kawasaki JPX) Terashima Minoru (Kawasaki JPX), Tantalum thin film capacitor.
  52. Zhao Jun ; Sinha Ashok ; Tepman Avi ; Chang Mei ; Luo Lee ; Schreiber Alex ; Sajoto Talex ; Wolff Stefan ; Dornfest Charles ; Danek Michal, Thermally floating pedestal collar in a chemical vapor deposition chamber.
  53. Tiku Shiban K. (Richardson TX), Thin film resistor and method.
  54. Gardner Donald S. (Mountain View CA), Wetting layer sidewalls to promote copper reflow into grooves.

이 특허를 인용한 특허 (49)

  1. Klawuhn, Erich R.; Rozbicki, Robert; Dixit, Girish A., Apparatus and methods for deposition and/or etch selectivity.
  2. Pradhan, Anshu A.; Rozbicki, Robert, Atomic layer profiling of diffusion barrier and metal seed layers.
  3. Pradhan, Anshu A.; Rozbicki, Robert, Atomic layer profiling of diffusion barrier and metal seed layers.
  4. Lane, Michael; McFeely, Fenton Read; Murray, Conal; Rosenberg, Robert, Barrier material for copper structures.
  5. Widdicks, Clive Luca; Moncrieff, Ian, Composite shielding.
  6. Shaviv, Roey; Gopinath, Sanjay; Holverson, Peter; Pradhan, Anshu A., Conformal films on semiconductor substrates.
  7. Shaviv, Roey; Gopinath, Sanjay; Holverson, Peter; Pradhan, Anshu A., Conformal films on semiconductor substrates.
  8. Woo, Christy Mei-Chu; Sanchez, John E.; Erb, Darrell M.; Marathe, Amit P., Copper interconnect with improved barrier layer.
  9. Wu, Hui-Jung; Juliano, Daniel R.; Wu, Wen; Dixit, Girish, Deposition of doped copper seed layers having improved reliability.
  10. Dulkin, Alexander; Vijayendran, Anil; Yu, Tom; Juliano, Daniel R., Deposition of thin continuous PVD seed layers having improved adhesion to the barrier layer.
  11. Lee, Wei Ti; Wang, Yen-Chih; Hassan, Mohd Fadzli Anwar; Kim, Ryeun Kwan; Park, Hyung Chul; Guo, Ted; Ritchie, Alan A., Deposition processes for titanium nitride barrier and aluminum.
  12. DeVito, Richard, Deposition system with a rotating drum.
  13. Fortin, Vincent, Forming conductive layers on insulators by physical vapor deposition.
  14. Yang, Chih-Chao; Ponoth, Shom, Grain growth promotion layer for semiconductor interconnect structures.
  15. Demarest, James J.; Kelly, James J.; Motoyama, Koichi; Penny, Christopher J.; van der Straten, Oscar, Ion flow barrier structure for interconnect metallization.
  16. Demarest, James J.; Kelly, James J.; Motoyama, Koichi; Penny, Christopher J.; van der Straten, Oscar, Ion flow barrier structure for interconnect metallization.
  17. Pradhan, Anshu A.; Hayden, Douglas B.; Kinder, Ronald L.; Dulkin, Alexander, Method and apparatus for increasing local plasma density in magnetically confined plasma.
  18. Danek, Michal; Rozbicki, Robert, Method for depositing a diffusion barrier for copper interconnect applications.
  19. Patz, Ryan James; Peidous, Igor; Pender, Jeremiah; Armacost, Michael D., Method for fabricating interconnect structures for semiconductor devices.
  20. Chou, Jing-Pei; Kao, Chien-Teh; Lai, Chiukin; Mosely, Roderick C.; Chang, Mei, Method of TiSiN deposition using a chemical vapor deposition (CVD) process.
  21. Rozbicki, Robert T.; Danek, Michal; Klawuhn, Erich R., Method of depositing a diffusion barrier for copper interconnect applications.
  22. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  23. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  24. Yu, Wen; Robie, Stephen B.; Romero, Jeremias D., Method of depositing copper using physical vapor deposition.
  25. Johnson,Wayne L., Method of fabricating oxides with low defect densities.
  26. Grunow,Stephan; Papa Rao,Satyavolu Srinivas; Russell,Noel M., Method of fabricating robust nucleation/seed layers for subsequent deposition/fill of metallization layers.
  27. Lee, Han-Choon, Method of forming a diffusion barrier layer using a TaSiN layer and method of forming a metal interconnection line using the same.
  28. Zelner, Marina; Cervin, Andrew Vladimir Claude, Method of forming a target for deposition of doped dielectric films by sputtering.
  29. Kim,Tae Kyung; Cho,Jik Ho, Method of forming metal line in semiconductor device.
  30. Chen, David Fang Wei; Brown, David Ward; Liu, Charles; Harkness, IV, Samuel D., Method to produce highly transparent hydrogenated carbon protective coating for transparent substrates.
  31. Chen, David Fang Wei; Brown, David Ward; Liu, Charles; Harkness, IV, Samuel D., Method to produce highly transparent hydrogenated carbon protective coating for transparent substrates.
  32. Dulkin, Alexander; Rairkar, Asit; Greer, Frank; Pradhan, Anshu A.; Rozbicki, Robert, Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer.
  33. Rozbicki, Robert, Methods and apparatus for resputtering process that improves barrier coverage.
  34. Garg,Diwakar; Cheng,Hansong; Norman,John Anthony Thomas; Machado,Eduardo; Ordejon,Pablo, Methods for depositing metal films on diffusion barrier layers by CVD or ALD processes.
  35. Garg, Diwakar; Cheng, Hansong; Norman, John Anthony Thomas; Machado, Eduardo; Ordejon, Pablo, Methods for depositing metal films onto diffusion barrier layers by CVD or ALD processes.
  36. Rozbicki, Robert; van Schravendijk, Bart; Mountsier, Thomas; Wu, Wen, Multistep method of depositing metal seed layers.
  37. Rozbicki, Robert; van Schravendijk, Bart; Mountsier, Tom; Wu, Wen, Multistep method of depositing metal seed layers.
  38. Kumar, Vineet; Penich, Ronald M.; Leicht, Peter R.; Greenfield, Mark S.; Liu, Yixiong, PVD-coated cutting tools and method for making the same.
  39. Kumar, Vineet; Penich, Ronald M.; Leicht, Peter R.; Greenfield, Mark S.; Liu, Yixiong, PVD-coated cutting tools and method for making the same.
  40. Oser, Rafael; Meyer, Alexander, Process for producing metallized multi-layer bodies from special polycarbonates.
  41. Kailasam, Sridhar; Rozbicki, Robert; Yu, Chentao; Hayden, Douglas, Resputtering process for eliminating dielectric damage.
  42. Chou, You-Hua; Hong, Min Hao; Tsai, Jian-Shin; Liao, Miao-Cheng; Hsiang Ko, Hsiang, Reverse damascene process.
  43. Chou, You-Hua; Hong, Min Hao; Tsai, Jian-Shin; Liao, Miao-Cheng; Hsiang Ko, Hsiang, Reverse damascene process.
  44. Juliano, Daniel R., Selective resputtering of metal seed layers.
  45. Hasegawa,Takashi, Sputtering target and method for fabricating the same.
  46. Aytug, Tolga; Paranthaman, Mariappan Parans; Simpson, John T.; Bogorin, Daniela Florentina, Superhydrophobic films and methods for making superhydrophobic films.
  47. Kurapov, Denis; Krassnitzer, Siegfried, Target age compensation method for performing stable reactive sputtering processes.
  48. Kinder, Ronald L.; Pradhan, Anshu A., Use of ultra-high magnetic fields in resputter and plasma etching.
  49. Ramanathan, Shriram; Ruzmetov, Dmitry; Narayanamurti, Venkatesh; Ko, Changhyun, Vanadium oxide thin films.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로