$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Special contact points for accessing internal circuitry of an integrated circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-031/02
출원번호 US-0752902 (2000-12-29)
발명자 / 주소
  • Eldridge, Benjamin N.
  • Khandros, Igor Y.
  • Pedersen, David V.
  • Whitten, Ralph G.
출원인 / 주소
  • FormFactor, Inc.
대리인 / 주소
    Burraston, N. KennethMerkadeau, Stuart L.
인용정보 피인용 횟수 : 75  인용 특허 : 89

초록

An integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such

대표청구항

An integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such

이 특허에 인용된 특허 (89) 인용/피인용 타임라인 분석

  1. Small Gary L. (Los Gatos CA), Adaptable wafer probe assembly for testing ICs with different power/ground bond pad configurations.
  2. Kardos Gabor (Sunnyvale CA), Adapter which emulates ball grid array packages.
  3. Pedder David J. (Long Compton GBX), Apparatus and method for testing bare dies with low contact resistance between the die and testing station.
  4. Isaacs Phillip Duane ; Sluzewski David Allen ; Hoffmeyer Mark Kenneth, Apparatus and method to test for known good die.
  5. Pavoni Giovanni,ITX ; Bagioni Graziano,ITX ; Antonello Gianpaolo,ITX, Automatic adjustment method for elimination of the centering error during the electrical test on printed circuit boards.
  6. Pedder David John,GBX, Bare die testing.
  7. Hubacher Eric M. (Austin TX), Bumped semiconductor device and method for probing the same.
  8. Wood Alan G. (Boise ID) Farnworth Warren M. (Nampa ID) Hembree David R. (Boise ID), Carrier for testing an unpackaged semiconductor die.
  9. Bertolet Allan ; Fiore James ; Gramatzki Eberhard, Chip design process for wire bond and flip-chip package.
  10. Chang Sung Chul ; Khandros Igor Y. ; Smith William D., Chip-scale carrier for semiconductor devices including mounted spring contacts.
  11. Manning Troy A., Circuit and method for configuring a redundant bond pad for probing a semiconductor.
  12. Ohkubo Masao (Tokyo JPX) Yoshimitsu Yasuro (Tokyo JPX), Complex probe card for testing a semiconductor wafer.
  13. Okubo Masao (Tokyo JPX) Yoshimitsu Yasuro (Tokyo JPX), Complex probe card for testing a semiconductor wafer.
  14. Benjamin N. Eldridge ; Igor Y. Khandros ; David V. Pedersen ; Ralph G. Whitten, Concurrent design and subsequent partitioning of product and test die.
  15. Farnworth Warren M. ; Wark James M. ; Nelson Eric S. ; Duesman Kevin G., Device and method for testing integrated circuit dice in an integrated circuit module.
  16. Ogusu Makoto,JPX ; Saitoh Kenji,JPX, Device manufacturing method and apparatus utilizing concentric fan-shaped pattern mask.
  17. Crowley Richard N. (Aloha OR), Driven guard probe card.
  18. Kister January, Dual contact probe assembly for testing integrated circuits.
  19. Amerasekera Ekanayake Ajith ; Duvvury Charvaka, ESD protection circuit for dual 3V/5V supply devices using single thickness gate oxides.
  20. Alcoe David James ; Sathe Sanjeev Balwant, Electronic package with compressible heatsink structure.
  21. Shiao-Shien Chen TW; Tien-Hao Tang TW, Electrostatic discharge protection circuit for multi-voltage power supply circuit.
  22. Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
  23. Whann Welton B. (San Diego CA) Elizondo Paul M. (Escondido CA), High density probe card.
  24. Ardezzone Frank J. (Santa Clara CA), High density probe-head with isolated and shielded transmission lines.
  25. Jones Mark R. ; Khoury Theodore A., High performance integrated circuit chip package.
  26. Matsuoka Noriyuki (Yokohama JPX) Uratsuji Kazumi (Tokyo JPX), IC socket.
  27. Paul Davis Bell, Integrated circuit having wirebond pads suitable for probing.
  28. Boll Gregory G. (Naples FL) Boll Harry J. (Naples FL), Integrated circuit probing apparatus including a capacitor bypass structure.
  29. Laub Michael Frederick, Integrated circuit socket for ball grid array and land grid array lead styles.
  30. Rostoker Michael D. (San Jose CA) Dangelo Carlos (San Jose CA) Koford James (San Jose CA) Fulcher Edwin (Palo Alto CA), Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies.
  31. Bargain Raymond (Sartrouville FRX) Riverie Jean (Limours FRX) Ollivier Jean-Francois (Versailles FRX), Intermediate connector for use between a printed circuit card and a substrate for electronic circuits.
  32. Kister January (Palo Alto CA), Large scale protrusion membrane for semiconductor devices under test with very high pin counts.
  33. Taura Toru,JPX ; Inoue Hirobumi,JPX ; Tanehashi Masao,JPX ; Matsunaga Kouji,JPX ; Yamagishi Yuuichi,JPX ; Hayakawa Satoshi,JPX ; Tsugane Hironori,JPX, Longitudinal type high frequency probe for narrow pitched electrodes.
  34. Schwindt Randy J., Low-current probe card with reduced triboelectric current generating cables.
  35. Queyssac Daniel G., Low-profile removable ball-grid-array integrated circuit package.
  36. Leedy Glenn J. (1061 E. Mountain Dr. Santa Barbara CA 93108), Making and testing an integrated circuit using high density probe points.
  37. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Making discrete power connections to a space transformer of a probe card assembly.
  38. Crumly William R. (Anaheim CA), Membrane connector with stretch induced micro scrub.
  39. Sugai Maureen (Phoenix AZ), Method and apparatus for coupling a semiconductor device with a tester.
  40. Kalter Howard L. ; Pogge H. Bernhard ; Prokop George S. ; Wheater Donald L., Method for chip testing.
  41. Akram Salman ; Hembree David R., Method for fabricating semiconductor interconnect having test structures for evaluating electrical characteristics of the interconnect.
  42. Littlebury Hugh W. (Chandler AZ), Method for parallel testing of semiconductor devices.
  43. Ports Kenneth A. (Indialantic FL) St. Clair Thomas R. (Melbourne FL), Method for qualifying biased burn-in integrated circuits on a wafer level.
  44. Malhi Satwinder (Garland TX) Kwon Oh-Kyong (Richardson TX), Method of forming an apparatus for burn in testing of integrated circuit chip.
  45. Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
  46. Kasai Kunihiro,JPX, Method of manufacturing semiconductor device having a test pad.
  47. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of planarizing tips of probe elements of a probe card assembly.
  48. Leedy Glenn J. (Santa Barbara CA), Method of repairing an integrated circuit structure.
  49. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of temporarily, then permanently, connecting to a semiconductor device.
  50. Devereaux Kevin M. (Boise ID) Bunn Mark (Boise ID) Higgins Brian (Boise ID), Method of testing individual dies on semiconductor wafers prior to singulation.
  51. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of testing semiconductor.
  52. Ma Manny Kin F., Methods and structures for pad reconfiguration to allow intermediate testing during manufacture of an integrated circuit.
  53. Swapp Mavin (Mesa AZ), Micromachined semiconductor probe card.
  54. Tran Allen, Multi-layered shielded substrate antenna.
  55. Evans Arthur (Broofield Center CT), Multi-level test probe assembly for IC chips.
  56. Puar Deepraj S. (Sunnyvale CA), Multiple probing of an auxilary test pad which allows for reliable bonding to a primary bonding pad.
  57. Elder Richard A. (Dallas TX) Johnson Randy (Carrollton TX) Frew Dean L. (Garland TX) Wilson Arthur M. (Dallas TX), Non-destructive burn-in test socket for integrated circuit die.
  58. Smith Donald L. (Palo Alto CA) Alimonda Andrew S. (Los Altos CA), Photolithographically patterned spring contact.
  59. Driller Hubert (Schmitten DEX) Mang Paul (Schmitten DEX), Printed circuit board testing device with foil adapter.
  60. Higgins H. Dan ; Martinez Martin A. ; Bates R. Dennis, Probe assembly and method for switchable multi-DUT testing of integrated circuit wafers.
  61. Higgins H. Dan (323 E. Redfield Chandler AZ 85225), Probe card apparatus.
  62. Carlin Scott J. (Austin TX) Roberts ; Jr. Samuel (Austin TX), Probe card apparatus having a heating element and process for using the same.
  63. Higgins H. Dan ; Pandey Rajiv ; Armendariz Norman J. ; Bates R. Dennis, Probe card assembly for high density integrated circuits.
  64. Trenary Dale T. (San Jose CA), Probe card for integrated circuit chip.
  65. Doherty C. Patrick ; deVarona Jorge L. ; Akram Salman, Probe card having on-board multiplex circuitry for expanding tester resources.
  66. Okubo Kazumasa (Kanagawa JPX) Okubo Masao (Nishinomiya JPX) Yoshimitsu Yasuro (Takatsuki JPX) Sugaya Kiyoshi (Amagasaki JPX), Probe card in which contact pressure and relative position of each probe end are correctly maintained.
  67. Nakano Shoukichi (Kawasaki JPX), Prober for semiconductor integrated circuit element wafer.
  68. Atkins Glen G. (Boise ID) Cohen Michael S. (Boise ID) Mauritz Karl H. (Eagle ID) Shaffer James M. (Boise ID), Repairable wafer scale integration system.
  69. Ahmad Aftab (Boise ID) Weber Larren G. (Caldwell ID) Green Robert S. (Boise ID), Semiconductor array having built-in test circuit for wafer level testing.
  70. Grube Gary (Monroe NY) Khandros Igor (Peekskill NY) Mathieu Gaetan (Carmel NY), Semiconductor chip assemblies and components with pressure contact.
  71. King Jerrold L. (Boise ID) Brooks Jerry M. (Caldwell ID), Semiconductor chip package.
  72. Sahara Hiroshi (Yokohama JPX), Semiconductor device.
  73. Waki Masaki,JPX, Semiconductor device having tab-leads and a fabrication method thereof.
  74. Akito Yoshida JP, Semiconductor device with flip-chip structure and method of manufacturing the same.
  75. Higashi Tatsushi,JPX ; Kuroda Akihiro,JPX ; Tosa Hiroaki,JPX, Semiconductor device with test terminal and IC socket.
  76. Kurisu Masakazu (Tokyo JPX), Semiconductor integrated circuit device.
  77. Isaac George L. ; Miller Donald C. ; Ziegenhagen ; II Rodney Scott, Semiconductor test socket and contacts.
  78. Yamada Toshio (Osaka JPX) Fujiwara Atsushi (Kyoto JPX) Inoue Michihiro (Nara JPX) Matsuyama Kazuhiro (Osaka JPX), Semiconductor testing apparatus, semiconductor testing circuit chip, and probe card.
  79. Briggs Merton Darrell ; Miller Alfred H., Socket including centrally distributed test tips for testing unpackaged singulated die.
  80. Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
  81. Khandros Igor Y. ; Pedersen David V., Stacking semiconductor devices, particularly memory chips.
  82. Grabbe Dimitry G. (Middletown PA) Korsunsky Iosif (Harrisburg PA), Tandem loop contact for an electrical connector.
  83. Hembree David R., Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication.
  84. Ikeya Kiyokazu,JPX ; Padovani Francois A., Test socket for detachable IC chip.
  85. Rostoker Michael D. (San Jose CA) Dangelo Carlos (San Jose CA) Koford James (San Jose CA), Testing and exercising individual, unsingulated dies on a wafer.
  86. Rostoker Michael D. (San Jose CA) Dangelo Carlos (San Jose CA) Koford James (San Jose CA), Testing and exercising individual, unsingulated dies on a wafer.
  87. Rostoker Michael D. ; Dangelo Carlos ; Koford James, Testing and exercising individual, unsingulated dies on a wafer.
  88. Shiraishi Shogo (Kitakyushu JPX), Universal probe card for use in a semiconductor chip die sorter test.
  89. Khandros Igor Y. ; Pedersen David V., Wafer-level burn-in and test.

이 특허를 인용한 특허 (75) 인용/피인용 타임라인 분석

  1. Siddiquie, Adnan A.; Dai, Fangyong, Active pin connection monitoring system and method.
  2. Strid, Eric; Gleason, K. Reed, Active wafer probe.
  3. Strid,Eric; Gleason,K. Reed, Active wafer probe.
  4. Perry,Guy, Bond pad structure comprising multiple bond pads with metal overlap.
  5. Strid, Eric; Campbell, Richard, Calibration structures for differential signal probing.
  6. Rutten, Ivo Wilhelmus Johannes Marie, Chip-mounted contact springs.
  7. Hill,Michael J.; Shi,Weimin, Control of breakdown voltage for microelectronic packaging.
  8. Campbell, Richard; Strid, Eric W.; Andrews, Mike, Differential signal probe with integral balun.
  9. Strid, Eric; Campbell, Richard, Differential signal probing system.
  10. Campbell, Richard L.; Andrews, Michael, Differential waveguide probe.
  11. Burcham, Terry; McCann, Peter; Jones, Rod, Double sided probing structures.
  12. Burcham,Terry; McCann,Peter; Jones,Rod, Double sided probing structures.
  13. Andrews, Peter; Hess, David; New, Robert, Interface for testing semiconductors.
  14. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  15. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  16. Schwindt,Randy J., Low-current probe card.
  17. Gleason, K. Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  18. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  19. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing structure with laterally scrubbing contacts.
  20. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing system.
  21. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  22. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  23. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  24. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  25. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  26. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  27. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing system with local contact scrub.
  28. Gleason,K. Reed; Smith,Kenneth R.; Bayne,Mike, Membrane probing system with local contact scrub.
  29. Wang, Seongmoon; Chakradhar, Srimat T., Method and apparatus for structured ASIC test point insertion.
  30. Brodsky,William Louis; Hoffmeyer,Mark Kenneth; Stack,James R., Method and structure for implementing enhanced interconnection performance of a land grid array (LGA) module and a printed wiring board.
  31. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth, Method for constructing a membrane probe using a depression.
  32. Hayden, Leonard; Martin, John; Andrews, Mike, Method of assembling a wafer probe.
  33. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth, Method of constructing a membrane probe.
  34. Perry,Guy, Method of forming a bond pad structure.
  35. Smith, Kenneth R., Method of replacing an existing contact of a wafer probing assembly.
  36. Strid,Eric; Campbell,Richard, On-wafer test structures for differential signals.
  37. Tervo,Paul A.; Cowan,Clarence E., POGO probe card for low current measurements.
  38. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  39. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  40. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  41. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  42. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  43. Campbell,Richard L.; Andrews,Michael; Bui,Lynh, Probe for high frequency signals.
  44. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Probe for testing a device under test.
  45. Smith, Kenneth; Jolley, Michael; Van Syckel, Victoria, Probe head having a membrane suspended probe.
  46. Smith,Kenneth; Jolley,Michael; Van Syckel,Victoria, Probe head having a membrane suspended probe.
  47. Schwindt,Randy, Probe holder for testing of a test device.
  48. Smith, Kenneth R.; Hayward, Roger, Probing apparatus with impedance optimized interface.
  49. Smith, Kenneth R., Replaceable coupon for a probing apparatus.
  50. Sato,Tsunehiro; Hayashi,Kiyotaka, Semiconductor device.
  51. Miyatake, Toshio; Nagata, Tatsuya; Shimizu, Hiroya; Kohno, Ryuji; Aoki, Hideyuki, Semiconductor device and test device for same.
  52. Kobayashi, Tatehito, Semiconductor device with electrode pad having probe mark.
  53. Kobayashi,Tatehito, Semiconductor device with electrode pad having probe mark.
  54. Kang, Khil-Ohk, Semiconductor memory device.
  55. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for high-frequency testing of a device under test.
  56. Gleason, K. Reed; Lesher, Tim; Strid, Eric W.; Andrews, Mike; Martin, John; Dunklee, John; Hayden, Leonard; Safwat, Amr M. E., Shielded probe for testing a device under test.
  57. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  58. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  59. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  60. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  61. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  62. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  63. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe with low contact resistance for testing a device under test.
  64. Geerlings, Jurgen, Switched probe contact.
  65. Andrews, Peter; Hess, David, System for testing semiconductors.
  66. Eldridge, Benjamin N.; Khandros, Igor Y.; Pedersen, David V.; Whitten, Ralph G., Test assembly including a test die for testing a semiconductor product die.
  67. Eldridge, Benjamin N.; Khandros, Igor Y.; Pedersen, David V.; Whitten, Ralph G., Test assembly including a test die for testing a semiconductor product die.
  68. Viraraghavan, Janakiraman; Raghavan, Ramesh; Jayaraman, Balaji; Kempanna, Thejas; Tummuru, Rajesh R.; Kirihata, Toshiaki, Test method and structure for integrated circuits before complete metalization.
  69. Campbell, Richard, Test structure and probe for differential signals.
  70. Campbell,Richard, Test structure and probe for differential signals.
  71. Hayden, Leonard; Martin, John; Andrews, Mike, Wafer probe.
  72. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  73. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  74. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  75. Campbell, Richard, Wideband active-passive differential signal probe.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로