$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Low temperature semiconductor layering and three-dimensional electronic circuits using the layering 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/04
  • H01L-021/50
출원번호 US-0943099 (2001-08-30)
발명자 / 주소
  • Tiwari, Sandip
출원인 / 주소
  • Cornell Research Foundation, Inc.
대리인 / 주소
    Blank, Christopher E.Jaeckle Fleischmann & Mugel, LLP
인용정보 피인용 횟수 : 159  인용 특허 : 27

초록

In a method for forming a three dimensional interconnected structure, sets of devices on receiver and donor semiconductor substrates. The donor substrate is implanted with two or more exfoliating implants, the substrates are bonded together to form a bonded structure that is heated until a portion o

대표청구항

In a method for forming a three dimensional interconnected structure, sets of devices on receiver and donor semiconductor substrates. The donor substrate is implanted with two or more exfoliating implants, the substrates are bonded together to form a bonded structure that is heated until a portion o

이 특허에 인용된 특허 (27)

  1. Linn Jack H. ; Lowry Robert K. ; Rouse George V. ; Buller James F., Bonded wafer processing with oxidative bonding.
  2. Henley Francois J. ; Cheung Nathan W., Controlled cleaning process.
  3. Henley Francois J. ; Cheung Nathan W., Controlled cleavage process and device for patterned films using patterned implants.
  4. Henley Francois J. ; Cheung Nathan, Controlled cleavage process using pressurized fluid.
  5. Levy Miguel ; Osgood ; Jr. Richard M., Crystal ion-slicing of single-crystal films.
  6. Masataka Ito JP; Nobuhiko Sato JP, Heat treatment apparatus, heat treatment process employing the same, and process for producing semiconductor article.
  7. Gnadinger Alfred P. (Colorado Springs CO), High density data storage using stacked wafers.
  8. Gaynes Michael Anthony ; Emerick Alan James ; Puligandla Viswanadham ; Woychik Charles Gerard ; Zalesinski Jerzy Maria, High density integrated circuit packaging with chip stacking and via interconnections.
  9. Nariman Homi E. ; Fulford ; Jr. H. Jim, High-reliability damascene interconnect formation for semiconductor fabrication.
  10. Matsumoto Takuji,JPX ; Ipposhi Takashi,JPX ; Yamaguchi Yasuo,JPX, MOS Transistor with a buried oxide film containing fluorine.
  11. Black Charles Thomas ; Burghartz Joachim Norbert ; Tiwari Sandip ; Welser Jeffrey John, Method for making three dimensional circuit integration.
  12. Winnerl Josef,DEX ; Alsmeier Johann,DEX, Method for producing a semiconductor component with electrical connection terminals for high integration density.
  13. Kenney Donald McAlpine, Method of forming stacked devices.
  14. Gates James L. (Lake Oswego OR), Method of making a 3-dimensional circuit assembly having electrical contacts that extend through the IC layer.
  15. Mitani Kiyoshi (Takasaki JPX) Katayama Masatake (Takasaki JPX), Method of making bonded wafers.
  16. Simpson Todd William,CAX ; Mitchell Ian Vaughan,CAX ; Este Grantley Oliver,CAX ; Shepherd Frank Reginald,CAX, Method of patterning semiconductor materials and other brittle materials.
  17. Forbes Leonard, Methods for making silicon-on-insulator structures.
  18. Wahlstrom Sven E. (570 Jackson Dr. Palo Alto CA 94303), Multilevel integrated circuits employing fused oxide layers.
  19. Egloff Richard, Process for production of thin layers of semiconductor material.
  20. Yasumoto Masaaki (Tokyo JPX) Hayama Hiroshi (Tokyo JPX) Enomoto Tadayoshi (Tokyo JPX), Process of fabricating three-dimensional semiconductor device.
  21. Finnila Ronald M. (Carlsbad CA), Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substr.
  22. Tatsuya Shimoda JP; Satoshi Inoue JP; Wakao Miyazawa JP, Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method.
  23. Fukushima Noburu,JPX ; Kawakubo Takashi,JPX ; Shimizu Tatsuo,JPX, Thin film capacitor with electrodes having a perovskite structure and a metallic conductivity.
  24. Leedy Glenn J., Three dimensional structure memory.
  25. Kato Takashi (Sagamihara JPX) Taguchi Masao (Sagamihara JPX), Three-dimensional integrated circuit and manufacturing method thereof.
  26. Hsu Chen-Chung (Taichung TWX), Three-dimensional multichip package and methods of fabricating.
  27. Davidson Howard L., Ultrathin electronics.

이 특허를 인용한 특허 (159)

  1. Li, Chao Chieh; Sheen, Ruey-Bin; Chang, Chih-Hsien, 3D IC with serial gate MOS device, and method of making the 3D IC.
  2. Li, Chao Chieh; Sheen, Ruey-Bin; Chang, Chih-Hsien, 3D IC with serial gate MOS device, and method of making the 3D IC.
  3. Li, Chao Chieh; Sheen, Ruey-Bin; Chang, Chih-Hsien, 3D IC with serial gate MOS device, and method of making the 3D IC.
  4. Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
  5. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, 3D memory semiconductor device and structure.
  6. Or-Bach, Zvi, 3D semiconductor device.
  7. Or-Bach, Zvi, 3D semiconductor device.
  8. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device.
  9. Or-Bach, Zvi; Wurman, Zeev, 3D semiconductor device.
  10. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  11. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, 3D semiconductor device and structure.
  12. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, 3D semiconductor device and structure.
  13. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, 3D semiconductor device and structure.
  14. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, 3D semiconductor device and structure.
  15. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, 3D semiconductor device and structure with back-bias.
  16. Or-Bach, Zvi; Wurman, Ze'ev, 3D semiconductor device including field repairable logics.
  17. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, 3D semiconductor device, fabrication method and system.
  18. Or-Bach, Zvi; Widjaja, Yuniarto, 3DIC system with a two stable state memory and back-bias region.
  19. Or-Bach, Zvi; Wurman, Zeev, Automation for monolithic 3D devices.
  20. Lee, Sang-Yun, Bonded semiconductor structure and method of fabricating the same.
  21. Lee, Sang-Yun, Bonded semiconductor structure and method of making the same.
  22. Lin, Jing-Cheng, Bonded semiconductor structures.
  23. Farooq, Mukta G.; Li, Zhengwen; Luo, Zhijiong; Zhu, Huilong, Bonded structure employing metal semiconductor alloy bonding.
  24. Farooq, Mukta G.; Li, Zhengwen; Luo, Zhijiong; Zhu, Huilong, Bonded structure employing metal semiconductor alloy bonding.
  25. Zahurak, John K.; Tang, Sanh D.; Heineck, Lars P.; Roberts, Martin C.; Mueller, Wolfgang; Liu, Haitao, Circuit structures, memory circuitry, and methods.
  26. Bucki, Robert J.; Atwal, Jagreet S.; Barnes, Joseph S.; Bernstein, Kerry; Robinson, Eric, Compact multi-port CAM cell implemented in 3D vertical integration.
  27. Tang, Sanh D.; Zahurak, John K.; Juengling, Werner, Floating body cell structures, devices including same, and methods for forming same.
  28. Tang, Sanh D.; Zahurak, John K.; Juengling, Werner, Floating body cell structures, devices including same, and methods for forming same.
  29. Tang, Sanh D.; Zahurak, John K.; Juengling, Werner, Floating body cell structures, devices including same, and methods for forming same.
  30. Tang, Sanh D.; Zahurak, John K.; Juengling, Werner, Floating body cell structures, devices including same, and methods for forming same.
  31. Cao, Jianjun; Beach, Robert; Lidow, Alexander; Nakata, Alana; Zhao, Guangyuan; Ma, Yanping; Strittmatter, Robert; De Rooji, Michael A.; Zhou, Chunhua; Kolluri, Seshadri; Liu, Fang Chang; Chiang, Ming-Kun; Cao, Jiali; Jauhar, Agus, GaN transistors with polysilicon layers for creating additional components.
  32. Cao, Jianjun; Beach, Robert; Lidow, Alexander; Nakata, Alana; Zhao, Guangyuan; Ma, Yanping; Strittmatter, Robert; De Rooij, Michael A.; Zhou, Chunhua; Kolluri, Seshadri; Liu, Fang-Chang; Chiang, Ming-Kun; Cao, Jiali; Jauhar, Agus, GaN transistors with polysilicon layers used for creating additional components.
  33. Lee, Sang-Yun, Information storage system which includes a bonded semiconductor structure.
  34. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Integrated circuit device and structure.
  35. Gonzalez, Fernando; Zahurak, John K., Localized biasing for silicon on insulator structures.
  36. Gonzalez, Fernando; Zahurak, John K., Localized biasing for silicon on insulator structures.
  37. Tang, Sanh D., Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor.
  38. Tang, Sanh D., Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor.
  39. Or-Bach, Zvi; Wurman, Zeev, Method for design and manufacturing of a 3D semiconductor device.
  40. Or-Bach, Zvi, Method for developing a custom device.
  41. Or-Bach, Zvi; Sekar, Deepak C., Method for fabricating novel semiconductor and optoelectronic devices.
  42. Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C.; Or-Bach, Zvi, Method for fabrication of a semiconductor device and structure.
  43. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method for fabrication of a semiconductor device and structure.
  44. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  45. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  46. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  47. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of a semiconductor device and structure.
  48. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Lim, Paul, Method for fabrication of a semiconductor device and structure.
  49. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Ze'ev, Method for fabrication of a semiconductor device and structure.
  50. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Method for fabrication of a semiconductor device and structure.
  51. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk, Method for fabrication of configurable systems.
  52. Akiyama, Shoji; Kubota, Yoshihiro; Ito, Atsuo; Kawai, Makoto; Tobisaka, Yuuji; Tanaka, Koichi, Method for manufacturing SOI substrate.
  53. Yokokawa, Isao; Noto, Nobuhiko, Method for manufacturing SOI wafer.
  54. Maleville,Christophe; Neyret,Eric; Ben Mohamed,Nadia, Method for producing a high quality useful layer on a substrate utilizing helium and hydrogen implantations.
  55. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Beinglass, Israel; Wurman, Ze'ev; Lim, Paul, Method of constructing a semiconductor device and structure.
  56. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Isreal; de Jong, Jan Lodewijk; Sekar, Deepak C., Method of fabricating a semiconductor device and structure.
  57. Reif,Rafael; Fan,Andy, Method of forming a multi-layer semiconductor structure having a seamless bonding interface.
  58. Reif,Rafael; Chen,Kuan Neng; Tan,Chuan Seng; Fan,Andy, Method of forming a multi-layer semiconductor structure incorporating a processing handle member.
  59. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Method of forming three dimensional integrated circuit devices using layer transfer technique.
  60. Or-Bach, Zvi; Widjaja, Yuniarto, Method of maintaining a memory state.
  61. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Method of manufacturing a semiconductor device and structure.
  62. Sekar, Deepak C.; Or-Bach, Zvi, Method of manufacturing a semiconductor device with two monocrystalline layers.
  63. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C.; Lim, Paul, Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer.
  64. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Method of processing a semiconductor device.
  65. Or-Bach, Zvi; Wurman, Zeev, Method to construct a 3D semiconductor device.
  66. Or-Bach, Zvi; Wurman, Ze'ev, Method to construct systems.
  67. Or-Bach, Zvi; Wurman, Ze'ev, Method to form a 3D semiconductor device.
  68. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Method to form a 3D semiconductor device and structure.
  69. Jang, Jae-Hoon; Jung, Soon-Moon; Rah, Young-Seop; Park, Han-Byung, Methods of forming SRAM devices having buried layer patterns.
  70. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Monolithic three-dimensional semiconductor device and structure.
  71. Reif,Rafael; Checka,Nisha; Chandrakasan,Anantha, Multi-layer integrated semiconductor structure having an electrical shielding portion.
  72. Atwal, Jagreet S.; Barnes, Joseph S.; Bernstein, Kerry; Bucki, Robert J.; Cox, Jason A., Multi-wafer 3D CAM cell.
  73. Jang, Jae Hoon; Jung, Soon Moon; Kim, Jong Hyuk; Rah, Young Seop; Park, Han Byung, Non-volatile memory devices including etching protection layers and methods of forming the same.
  74. Wells, David H.; Manning, H. Montgomery, Reverse construction integrated circuit.
  75. Wells, David H.; Manning, H. Montgomery, Reverse construction memory cell.
  76. Wells, David H.; Manning, H. Montgomery, Reverse construction memory cell.
  77. Jang, Jae-Hoon; Jung, Soon-Moon; Rah, Young-Seop; Park, Han-Byung, SRAM devices having buried layer patterns.
  78. Sekar, Deepak C.; Or-Bach, Zvi, Self aligned semiconductor device and structure.
  79. Or-Bach, Zvi; Lim, Paul; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  80. Or-Bach, Zvi; Sekar, Deepak, Semiconductor and optoelectronic devices.
  81. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  82. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  83. Or-Bach, Zvi; Sekar, Deepak C., Semiconductor and optoelectronic devices.
  84. Lee, Sang-Yun, Semiconductor bonding and layer transfer method.
  85. Tang, Sanh D.; Zahurak, John K., Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same.
  86. Tang, Sanh D.; Zahurak, John K., Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same.
  87. Tang, Sanh D.; Zahurak, John K., Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same.
  88. Tang, Sanh D.; Zahurak, John K., Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same.
  89. Oh, ChoonSik; Lee, Sang-Yun, Semiconductor circuit.
  90. Oh, ChoonSik; Sang-Yun, Lee, Semiconductor circuit and method of fabricating the same.
  91. Lee, Sang-Yun, Semiconductor circuit structure and method of forming the same using a capping layer.
  92. Lee, Sang-Yun, Semiconductor circuit structure and method of making the same.
  93. Fujii, Nobutoshi; Kagawa, Yoshihisa, Semiconductor device.
  94. Fujii, Nobutoshi; Kagawa, Yoshihisa, Semiconductor device.
  95. Hara, Akito, Semiconductor device.
  96. Hirose, Masakazu; Morishita, Fukashi, Semiconductor device.
  97. Sunamura, Hiroshi; Kaneko, Kishou; Hayashi, Yoshihiro, Semiconductor device and manufacturing method thereof.
  98. Sunamura, Hiroshi; Kaneko, Kishou; Hayashi, Yoshihiro, Semiconductor device and manufacturing method thereof.
  99. Sunamura, Hiroshi; Kaneko, Kishou; Hayashi, Yoshihiro, Semiconductor device and manufacturing method thereof.
  100. Or-Bach, Zvi, Semiconductor device and structure.
  101. Or-Bach, Zvi, Semiconductor device and structure.
  102. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  103. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  104. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  105. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  106. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  107. Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  108. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C., Semiconductor device and structure.
  109. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Lim, Paul, Semiconductor device and structure.
  110. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, Semiconductor device and structure.
  111. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  112. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  113. Or-Bach, Zvi; Cronquist, Brian; Sekar, Deepak, Semiconductor device and structure.
  114. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure.
  115. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  116. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian, Semiconductor device and structure.
  117. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Lim, Paul, Semiconductor device and structure.
  118. Or-Bach, Zvi; Widjaja, Yuniarto; Sekar, Deepak C., Semiconductor device and structure.
  119. Or-Bach, Zvi; Wurman, Zeev, Semiconductor device and structure.
  120. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  121. Sekar, Deepak C.; Or-Bach, Zvi, Semiconductor device and structure.
  122. Sekar, Deepak C; Or-Bach, Zvi; Lim, Paul, Semiconductor device and structure.
  123. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure.
  124. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor device and structure for heat removal.
  125. Sekar, Deepak C.; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  126. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor device and structure for heat removal.
  127. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian, Semiconductor devices and structures.
  128. Or-Bach, Zvi; Wurman, Zeev, Semiconductor devices and structures.
  129. Tang, Sanh D.; Zhang, Ming, Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices.
  130. Tang, Sanh D.; Zhang, Ming, Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices.
  131. Lee,Sang Yun, Semiconductor layer structure and method of making the same.
  132. Lee, Sang-Yun, Semiconductor memory device.
  133. Lee, Sang-Yun, Semiconductor memory device.
  134. Lee, Sang-Yun, Semiconductor memory device and method of fabricating the same.
  135. Fukuzumi, Yoshiaki; Aochi, Hideaki; Kito, Masaru; Miyano, Kiyotaka; Mori, Shinji; Mizushima, Ichiro, Semiconductor memory device having a circuit formed on a single crystal semiconductor layer with varied germanium concentration.
  136. Madurawe, Raminda Udaya, Semiconductor switching devices and fabrication methods.
  137. Or-Bach, Zvi; Sekar, Deepak C.; Cronquist, Brian; Wurman, Zeev, Semiconductor system and device.
  138. Or-Bach, Zvi; Sekar, Deepak; Cronquist, Brian; Wurman, Ze'ev, Semiconductor system and device.
  139. Sekar, Deepak; Or-Bach, Zvi; Cronquist, Brian, Semiconductor system, device and structure with heat removal.
  140. Tang, Sanh D.; Zhang, Ming; Bayless, Andrew M.; Zahurak, John K., Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures.
  141. Meyer, Neal W.; Van Brocklin, Andrew L.; Fricke, Peter; Jackson, Warren; Eldredge, Kenneth James, Storage structure with cleaved layer.
  142. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, J. L.; Sekar, Deepak C., System comprising a semiconductor device and structure.
  143. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  144. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  145. Or-Bach, Zvi; Cronquist, Brian; Beinglass, Israel; de Jong, Jan Lodewijk; Sekar, Deepak C.; Wurman, Zeev, System comprising a semiconductor device and structure.
  146. Ben Mohamed,Nadia; Nguyen,Nguyet Phuong; Akatsu,Takeshi; Boussagol,Alice; Suciu,Gabriela, Thin layer transfer method utilizing co-implantation to reduce blister formation and to surface roughness.
  147. Alam,Syed M.; Elfadel,Ibrahim M.; Guarini,Kathryn W.; Ieong,Meikei; Kudva,Prabhakar N.; Kung,David S.; Lavin,Mark A.; Rahman,Arifur, Three dimensional integrated circuit.
  148. Alam, Syed M.; Elfadel, Ibrahim M.; Guarini, Kathryn W; Ieong, Meikei; Kudva, Prabhakar N.; Kung, David S.; Lavin, Mark A.; Rahman, Arifur, Three dimensional integrated circuit and method of design.
  149. Lee, Sang-Yun, Three-dimensional integrated circuit structure.
  150. Tang, Sanh D., Thyristor based memory cells, devices and systems including the same and methods for forming the same.
  151. Quek,Elgin; Yelehanka,Pradeep Ramachandramurthy; Zheng,Jia Zhen; Lai,Tommy; Li,Weining, Thyristor-based SRAM.
  152. Quek, Elgin; Yelehanka, Pradeep Ramachandramurthy; Zheng, Jia Zhen; Lai, Tommy; Li, Weining, Thyristor-based SRAM and method for the fabrication thereof.
  153. Tang, Sanh D., Thyristor-based memory cells, devices and systems including the same and methods for forming the same.
  154. Tang, Sanh D., Thyristor-based memory cells, devices and systems including the same and methods for forming the same.
  155. Nemati, Farid; Robins, Scott T.; Gupta, Rajesh N., Thyristors.
  156. Nemati, Farid; Robins, Scott T.; Gupta, Rajesh N., Thyristors, methods of programming thyristors, and methods of forming thyristors.
  157. Jung, Won-Seok; Kang, Chang-Seok; Lee, Min-Yong; Jin, Sang-Woo, Vertical memory devices and methods of manufacturing the same.
  158. Lee, Sang Yun, Wafer bonding method.
  159. Lee,Sang Yun, Wafer bonding method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로