$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Mapping requests from a processing unit that uses memory-mapped input-output space 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0473271 (1999-12-27)
발명자 / 주소
  • Wolrich, Gilbert
  • Bernstein, Debra
  • Cutter, Daniel
  • Dolan, Christopher
  • Adiletta, Matthew J.
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Fish & Richardson P.C.
인용정보 피인용 횟수 : 149  인용 특허 : 6

초록

A processor is disclosed that can map a request from a central processing unit that uses memory-mapped input-output space to a second processing domain, such as a multithreaded processing domain. A request addressed to the input-output space of the central processing unit is converted to a correspon

대표청구항

A processor is disclosed that can map a request from a central processing unit that uses memory-mapped input-output space to a second processing domain, such as a multithreaded processing domain. A request addressed to the input-output space of the central processing unit is converted to a correspon

이 특허에 인용된 특허 (6)

  1. Bennett Brian R. (Laguna Niguel CA), Bus control system and method that selectively generate an early address strobe.
  2. Kagan Michael,ILX ; Perlmutter David,ILX, Cache coherency mechanism for multiprocessor computer systems.
  3. Byers Larry L. (Apple Valley MN) Desubijana Joseba M. (Minneapolis MN), Initial program load control.
  4. Burkhardt ; Jr. Kenneth J. (Quakertown NJ) Gerbehy Jay L. (Califon NJ) Skapinetz Theodore J. (Bloomsburg NJ) Bermond-Gregoire Patrice M. A. (Sommerville NJ), Intercomputer communication control apparatus and method.
  5. Rankin Linda J. (Beaverton OR) Bonasera Joseph (Portland OR) Borkar Nitin Y. (Beaverton OR) Ernst Linda C. (Portland OR) Kapur Suvansh K. (Beaverton OR) Manseau Daniel A. (Portland OR) Verhoorn Frank, Method and apparatus for providing remote memory access in a distributed memory multiprocessor system.
  6. Stellwagen ; Jr. Richard G., Multi-processor computer system for operating parallel client/server database processes.

이 특허를 인용한 특허 (149)

  1. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  3. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  4. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Fisher, Louis Cameron; Hellriegel, Stephen V. R.; Ahmadnia, Mohammad S., Adaptive memory system for enhancing the performance of an external computing device.
  7. Fisher, Louis Cameron; Hellriegel, Stephen V. R.; Ahmadnia, Mohammad S., Adaptive memory system for enhancing the performance of an external computing device.
  8. Fisher, Louis Cameron; Hellriegel, Stephen V. R.; Ahmadnia, Mohammad S., Adaptive memory system for enhancing the performance of an external computing device.
  9. Fisher, Louis Cameron; Hellriegel, Stephen V. R.; Ahmadnia, Mohammad S., Adaptive memory system for enhancing the performance of an external computing device.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  11. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Nair, Mohan K.; Murray, Joseph; Verma, Rohit R.; Lavelle, Gary J.; Adler, Robert P., Aggregating completion messages in a sideband interface.
  12. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  19. Wolrich,Gilbert; Adiletta,Matthew J.; Wheeler,William R.; Bernstein,Debra; Hooper,Donald F., Branch instruction for processor with branching dependent on a specified bit in a register.
  20. Bernstein,Debra; Kornfeld,Serge; Johnson,Desmond R.; Hooper,Donald F.; Guilford,James D.; Muratori,Richard D., Breakpoint method for parallel hardware threads in multithreaded processor.
  21. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Bus interface with a first-in-first-out memory.
  22. Lakshmanamurthy, Sridhar; Adler, Robert P.; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Verma, Rohit R., Common idle state, active state and credit management for an interface.
  23. Wolrich,Gilbert; Bernstein,Debra; Adiletta,Matthew J., Communication between processors.
  24. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  25. Suzuoki, Masakazu; Yamazaki, Takeshi; Hofstee, Harm Peter; Hopkins, Martin E.; Johns, Charles Ray; Kahle, James Allan; Asano, Shigehiro; Kunimatsu, Atsushi, Computer architecture and software cells for broadband networks.
  26. Suzuoki,Masakazu; Yamazaki,Takeshi; Hofstee,Harm Peter; Hopkins,Martin E.; Johns,Charles Ray; Kahle,James Allan; Asano,Shigehiro; Kunimatsu,Atsushi, Computer architecture and software cells for broadband networks.
  27. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  28. Wilkinson, III,Hugh M.; Rosenbluth,Mark B.; Adiletta,Matthew J.; Bernstein,Debra; Wolrich,Gilbert, Context pipelines.
  29. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J., Control mechanisms for enqueue and dequeue operations in a pipelined network processor.
  30. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Adiletta, Matthew J., Data transfer mechanism using unidirectional pull bus and push bus.
  31. Wolrich,Gilbert; Adiletta,Matthew I.; Wheeler,William; Bernstein,Debra; Hooper,Donald, Double shift instruction for micro engine used in multithreaded parallel processor architecture.
  32. Suzuoki,Masakazu; Yamazaki,Takeshi, External data interface in a computer architecture for broadband networks.
  33. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  34. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  35. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  36. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  37. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  38. Hooper,Donald F.; Wilde,Myles J.; Adiletta,Matthew J.; Wolrich,Gilbert, Flow control in a network environment.
  39. Barri, Peter I. A.; Basso, Claude; Calvignac, Jean L.; Gorti, Brahmanand K.; Logan, Joseph F.; Valdhyanathan, Natarajan; Verkinderen, Johan G. A., Frame alteration logic for network processors.
  40. Barri,Peter I. A.; Basso,Claude; Calvignac,Jean L.; Gorti,Brahmanand K.; Logan,Joseph F.; Vaidhyanathan,Natarajan; Verkinderen,Johan G. A., Frame alteration logic for network processors.
  41. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Sweeney, John; Guilford, James D., Free list and ring data structure management.
  42. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Sweeney,John; Guilford,James D., Free list and ring data structure management.
  43. Klinglesmith, Michael T.; Hunsaker, Mikal C.; Knolla, William; Singh, Hartej, Handling a partition reset in a multi-root system.
  44. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
  45. Nimmala, Prashanth; Greiner, Robert J.; Looi, Lily P.; Vakharwala, Rupin H.; Song, Marcus W.; Beavens, James A.; Wood, Aimee D.; Tran, Jeff V., Integrating intellectual property (IP) blocks into a processor.
  46. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., Integrating non-peripheral component interconnect (PCI) resource into a personal computer system.
  47. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., Integrating non-peripheral component interconnect (PCI) resources into a computer system.
  48. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., Integrating non-peripheral component interconnect (PCI) resources into a personal computer system.
  49. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., Integrating non-peripheral component interconnect (PCI) resources into a personal computer system.
  50. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., Integrating non-peripheral component interconnect (PCI) resources into a personal computer system.
  51. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Wong, Kar Leong; Adler, Robert P., Issuing requests to a fabric.
  52. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Wong, Kar Leong; Adler, Robert P., Issuing requests to a fabric.
  53. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Wong, Kar Leong; Adler, Robert P., Issuing requests to a fabric.
  54. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  55. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  56. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment.
  57. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, Memory controller for processor having multiple multithreaded programmable units.
  58. Wheeler, William R.; Burres, Bradley; Adiletta, Matthew J.; Wolrich, Gilbert, Memory controllers for processor having multiple programmable units.
  59. Wolrich, Gilbert; Rosenbluth, Mark B., Memory interleaving.
  60. Wolrich,Gilbert; Rosenbluth,Mark B.; Adiletta,Matthew J., Memory interleaving.
  61. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  62. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  63. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  64. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  65. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  66. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  67. Suzuoki,Masakazu; Yamazaki,Takeshi, Memory protection system and method for computer architecture for broadband networks.
  68. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Hooper, Donald F., Method and apparatus for gigabit packet assignment for multithreaded packet processing.
  69. Ozguner,Tolga, Method and apparatus for implementing alterations on multiple concurrent frames.
  70. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William, Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set.
  71. Jain,Sanjeev; Wolrich,Gilbert M., Method and apparatus providing efficient queue descriptor memory access.
  72. Jain, Sanjeev; Wolrich, Gilbert M.; Rosenbluth, Mark B., Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit.
  73. Kuo,Chen Chi; Lakshmanamurthy,Sridhar; Natarajan,Rohit; Liu,Kin Yip; Chandra,Prashant R.; Guilford,James D., Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches.
  74. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  75. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  76. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  77. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  78. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  79. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  80. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  81. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  82. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  83. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  84. Inoue, Keisuke, Methods and apparatus for achieving thermal management using processing task scheduling.
  85. Inoue, Keisuke, Methods and apparatus for achieving thermal management using processing task scheduling.
  86. Dobrowski,Pat; Wilson,Sean; Hong,Nghy; Snyder,Eric, Methods and apparatus for importing device data into a database system used in a process plant.
  87. Bernstein,Debra; Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert; Wheeler,William, Microengine for parallel processor architecture.
  88. Hooper,Donald F.; Adiletta,Matthew J., Multi-threaded round-robin receive for fast network port.
  89. Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert M., Multi-threaded sequenced receive for fast network port stream of packets.
  90. Hooper,Donald F.; Kalkunte,Suresh, Multiple calendar schedule reservation structure and method.
  91. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra; Wilde,Myles J.; Adiletta,Matthew J., Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms.
  92. Hooper,Donald F.; Hirnak,Stephanie L., Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method.
  93. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Multithreaded microprocessor with register allocation based on number of active threads.
  94. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Wheeler, William, Parallel multi-threaded processing.
  95. Wilkinson, III, Hugh M.; Adiletta, Matthew J.; Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Wilde, Myles J., Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section.
  96. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch.
  97. Han, Woojong; Athreya, Madhu; Shoemaker, Ken; Mandhani, Arvind; Wagh, Mahesh; Thakkar, Ticky, Power management for a system on a chip (SoC).
  98. Han, Woojong; Athreya, Madhu; Shoemaker, Ken; Mandhani, Arvind; Wagh, Mahesh; Thakkar, Ticky, Power management for a system on a chip (SoC).
  99. Han, Woojong; Athreya, Madhu; Shoemaker, Ken; Mandhani, Arvind; Wagh, Mahesh; Thakkar, Ticky, Power management for a system on a chip (SoC).
  100. Han, Woojong; Athreya, Madhu; Shoemaker, Ken; Mandhani, Arvind; Wagh, Mahesh; Thakkar, Ticky, Power management for a system on a chip (SoC).
  101. Suzuoki, Masakazu; Yamazaki, Takeshi, Power management for processing modules.
  102. Hooper,Donald F.; Rosenbluth,Mark B.; Wolrich,Gilbert; Adiletta,Matthew J.; Wilkinson, III,Hugh M.; Kushlis,Robert J., Processing a data packet.
  103. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
  104. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Processing data packets.
  105. Wilkinson, III,Hugh M.; Adiletta,Matthew J.; Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Wilde,Myles J., Processing packet sequence using same function set pipelined multiple threads spanning over multiple processing engines and having exclusive data access.
  106. Suzuoki,Masakazu; Yamazaki,Takeshi, Processing system with dedicated local memories and busy identification.
  107. Wolrich, Gilbert; Adiletta, Matthew; Wheeler, William R., Processor having a dedicated hash unit integrated within.
  108. Jain,Sanjeev; Wolrich,Gilbert M.; Bernstein,Debra, Processor having content addressable memory for block-based queue structures.
  109. Jain,Sanjeev; Wolrich,Gilbert M.; Bernstein,Debra, Processor having content addressable memory with command ordering.
  110. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  111. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  112. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  113. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  114. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  115. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  116. Shoemaker, Ken; Wagh, Mahesh; Han, Woojong; Athreya, Madhu; Mandhani, Arvind; Thakkar, Shreekant S., Providing a peripheral component interconnect (PCI)-compatible transaction level protocol for a system on a chip (SoC).
  117. Adler, Robert P.; Tamari, Eran; Hunsaker, Mikal C.; Lakshmanamurthy, Sridhar; Klinglesmith, Michael T.; Fanning, Blaise, Providing a sideband message interface for system on a chip (SoC).
  118. Adler, Robert P.; Tamari, Eran; Hunsaker, Mikal C.; Lakshmanamurthy, Sridhar; Klinglesmith, Michael T.; Fanning, Blaise, Providing a sideband message interface for system on a chip (SoC).
  119. Lim, Kie Woon; Chew, E-Liang; Lee, Khee Wooi; Abramson, Darren L., Providing adaptive bandwidth allocation for a fixed priority arbiter.
  120. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Verma, Rohit R., Providing error handling support to legacy devices.
  121. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Verma, Rohit R., Providing error handling support to legacy devices.
  122. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Adler, Robert P., Providing multiple decode options for a system-on-chip (SoC) fabric.
  123. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Adler, Robert P., Providing multiple decode options for a system-on-chip (SoC) fabric.
  124. Klinglesmith, Michael T.; Kang, Chang Yong; DeGruijl, Robert; Schoinas, Ioannis T.; Abramson, Darren; Wooi Lee, Khee, Providing multiple roots in a semiconductor device.
  125. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew; Wheeler, William, Providing real-time control data for a network processor.
  126. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Queue array caching in network devices.
  127. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra, Queue arrays in network devices.
  128. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Hooper,Donald F., Queue management.
  129. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  130. Wolrich, Gilbert; Adiletta, Matthew J; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  131. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J.; Wilkinson, III,Hugh M., Registers for data transfers.
  132. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, SDRAM controller for parallel processor architecture.
  133. Kalkunte,Suresh S.; Hooper,Donald F., Scheduling system for transmission of cells to ATM virtual circuits and DSL ports.
  134. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew, Scratchpad memory.
  135. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Verma, Rohit R.; Adler, Robert P., Sending packets with expanded headers.
  136. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Verma, Rohit R.; Adler, Robert P., Sending packets with expanded headers.
  137. Rosenbluth, Mark B.; Wolrich, Gilbert; Bernstein, Debra, Software controlled content addressable memory in a general purpose execution datapath.
  138. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Software controlled content addressable memory in a general purpose execution datapath.
  139. Adiletta,Matthew J.; Wheeler,William; Redfield,James; Cutter,Daniel; Wolrich,Gilbert, Sram controller for parallel processor architecture including a read queue and an order queue for handling requests.
  140. Master,Paul L.; Watson,John, Storage and delivery of device features.
  141. Lakshmanamurthy, Sridhar; Hunsaker, Mikal C.; Klinglesmith, Michael T.; Fanning, Blaise; Tamari, Eran; Murray, Joseph; Verma, Rohit R., Supporting multiple channels of a single interface.
  142. Suzuoki, Masakazu; Yamazaki, Takeshi, System and method for data synchronization for a computer architecture for broadband networks.
  143. Suzuoki, Masakazu; Yamazaki, Takeshi, System and method for data synchronization for a computer architecture for broadband networks.
  144. Suzuoki, Masakazu; Yamazaki, Takeshi, System and method for data synchronization for a computer architecture for broadband networks.
  145. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  146. Mandhani, Arvind; Han, Woojong; Shoemaker, Ken; Athreya, Madhu; Wagh, Mahesh; Thakkar, Shreekant S., System, apparatus and method for integrating non-peripheral component interconnect (PCI) resources into a personal computer system.
  147. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  148. Wolrich,Gilbert; Bernstein,Debra; Hooper,Donald; Adiletta,Matthew J.; Wheeler,William, Thread signaling in multi-threaded processor.
  149. Rosenbluth,Mark B.; Bernstein,Debra; Wolrich,Gilbert, Write queue descriptor count instruction for high speed queuing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로