IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0216873
(2002-08-13)
|
우선권정보 |
JP-0250033 (2001-08-21); JP-0272988 (2001-09-10) |
발명자
/ 주소 |
- Teramoto, Makoto
- Shimoda, Mamoru
|
출원인 / 주소 |
|
대리인 / 주소 |
Birch, Stewart, Kolasch & Birch, LLP
|
인용정보 |
피인용 횟수 :
5 인용 특허 :
5 |
초록
▼
In a conventional variable-gain amplifier, when high-frequency signals are fed in, leak current flows through the collector-emitter parasitic capacitance of transistors, making it impossible to attenuate the gain sufficiently. A variable-gain amplifier of the invention has a controller for controlli
In a conventional variable-gain amplifier, when high-frequency signals are fed in, leak current flows through the collector-emitter parasitic capacitance of transistors, making it impossible to attenuate the gain sufficiently. A variable-gain amplifier of the invention has a controller for controlling the operation of input transistors so as to reduce the leak current that flows through transistors because of their collector-emitter parasitic capacitance when high-frequency signals are fed in and thereby prevent saturation of gain attenuation. Another variable-gain amplifier of the invention has a plurality of variable-gain amplifier circuits connected in parallel, and has a current control circuit for controlling the bias current sources provided within each of the variable-gain amplifier circuits so as to reduce the leak current that flows through transistors because of their collector-emitter parasitic capacitance when high-frequency signals are fed in and thereby prevent saturation of gain attenuation.
대표청구항
▼
In a conventional variable-gain amplifier, when high-frequency signals are fed in, leak current flows through the collector-emitter parasitic capacitance of transistors, making it impossible to attenuate the gain sufficiently. A variable-gain amplifier of the invention has a controller for controlli
In a conventional variable-gain amplifier, when high-frequency signals are fed in, leak current flows through the collector-emitter parasitic capacitance of transistors, making it impossible to attenuate the gain sufficiently. A variable-gain amplifier of the invention has a controller for controlling the operation of input transistors so as to reduce the leak current that flows through transistors because of their collector-emitter parasitic capacitance when high-frequency signals are fed in and thereby prevent saturation of gain attenuation. Another variable-gain amplifier of the invention has a plurality of variable-gain amplifier circuits connected in parallel, and has a current control circuit for controlling the bias current sources provided within each of the variable-gain amplifier circuits so as to reduce the leak current that flows through transistors because of their collector-emitter parasitic capacitance when high-frequency signals are fed in and thereby prevent saturation of gain attenuation. ching signal comprises dividing the frequency of the phased signal by a phase-control dividing factor. 5. The method as recited in claim 4, wherein the phase-control dividing factor is set as a function of a control signal for acting on the target frequency. 6. The method as recited in claim 1, wherein generating the phase clock signal comprises dividing the frequency of the phased signal by a phase-control dividing factor. 7. The method as recited in claim 1, wherein changing the phase of the phased signal comprises: selecting one phase input signal (P1-P6) from a plurality of phase input signals (P1-P6) of the basic frequency, the phase input signals (P1-P6) being of different phases; and using the selected phase input signal as the phased signal. 8. The method as recited in claim 7, further comprising distributing, regularly, the phases of the phase input signals (P1-P6) within the length of one cycle of the basic frequency. 9. The method as recited in claim 1, further comprising changing the phase of the phased signal in a periodic switching sequence which is set by a control signal for acting on the target frequency. 10. The method as recited in claim 1, further comprising altering the phase of the phased signal in a periodic switching sequence which is altered by a logic state of the phased signal. 11. The method as recited in claim 1, further comprising raising or lowering the phase of the phased signal by a given amount at each increment of the phase clock signal. 12. The method as recited in claim 11, wherein the phase of the phased signal is raised or lowered by a total of, at most, one cycle length of the basic frequency, the phase of the phased signal being raised or lowered by one complete cycle length of the basic frequency as soon as the phase of the phased signal overruns the limits set by the cycle length when raised or lowered. 13. The method as recited in claim 1, wherein the phase of the phased signal is not changed unless a logic state of the phased signal will be the same before and after any change to the phased signal. 14. The method as recited in claim 13, further comprising generating an auxiliary phased signal which is of the basic frequency and whose phase leads the phase of the phased signal by one increment of the phase clock signal, the phase of the phased signal only being changed when logic states of the phased signal and the auxiliary phased signal are the same. 15. The method as recited in claim 13, wherein the target frequency is only calculated where, at the time of the change in the phase of the phased signal, a logic state of the phased signal will be different before and after any change to the phased signal. 16. A system suitable for use in generating a target frequency based upon a basic frequency, the system comprising: a control means which serves to generate a phase clock signal from a phased signal, irrespective of the target frequency; a phase switching arrangement for changing the phase of the phased signal cyclically as a function of the phase clock signal; and an output divider for dividing the frequency of the phased signal of the basic frequency by an output dividing factor. 17. The system as recited in claim 16, further comprising a switch which can be driven by the control means by way of a switching signal, the switch being configured to generate the phase clock signal by switching the phased signal. 18. The system as recited in claim 16, wherein the control means acts as a phase frequency divider between the phased signal and the phase clock signal. 19. The system as recited in claim 16, further comprising a selector circuit for selecting the phased signal from a plurality of input phased signals (P1-P6). 20. The system as recited in claim 16, further comprising an auxiliary phase circuit for generating an auxiliary phased signal of the basic frequency, wherein the phase of the auxiliary phased signal leads the phase of the phased signal by one increment of t he phase clock signal, and the phase of the phased signal is only changed if logic states of the phased signal and the auxiliary phased signal are the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.