$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Solder bumped substrate for a fine pitch flip-chip integrated circuit package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
  • H01L-029/40
출원번호 US-0350851 (2003-01-24)
발명자 / 주소
  • Archer, John
출원인 / 주소
  • Gennum Corporation
대리인 / 주소
    Jones Day
인용정보 피인용 횟수 : 10  인용 특허 : 35

초록

A method of fabricating a solder bumped substrate for a flip-chip integrated circuit (IC) package is provided. The method includes the following steps. Providing a substrate material. Patterning a conductive layer on the substrate material that includes a plurality of circuit traces coupled to a plu

대표청구항

A method of fabricating a solder bumped substrate for a flip-chip integrated circuit (IC) package is provided. The method includes the following steps. Providing a substrate material. Patterning a conductive layer on the substrate material that includes a plurality of circuit traces coupled to a plu

이 특허에 인용된 특허 (35) 인용/피인용 타임라인 분석

  1. Hideyuki Kurita JP; Masahiro Fujimoto JP, BGA package substrate.
  2. Chittipeddi Sailesh ; Ryan Vivian, Bond pad for a flip chip package, and method of forming the same.
  3. Chittipeddi Sailesh ; Ryan Vivian, Bond pad for a flip-chip package.
  4. Itai Motohiko,JPX ; Hashimoto Hiroyuki,JPX ; Kimura Kazuo,JPX, Ceramic substrate having pads to be attached to terminal members with Pb-Sn solder and method of producing the same.
  5. Ference Thomas George ; Howell Wayne John ; Sprogis Edmund Juris, Chip-on-chip interconnections of varied characteristics.
  6. Ishino Masakazu,JPX ; Satoh Ryohei,JPX ; Mita Mamoru,JPX, Electrode structure of a wiring substrate of semiconductor device having expanded pitch.
  7. Wong Kaiser H., Fine flip chip interconnection.
  8. Richard H. Estes ; James E. Clayton ; Koji Ito JP; Masanori Akita JP; Toshihiro Mori JP; Minoru Wada JP, Flip chip mounting technique.
  9. Ying-Chou Tsai TW; Shih-Kuang Chiu TW; Kuo-Liang Mao TW; Chao-Dung Suo TW, Flip-chip bonding structure on substrate for flip-chip package application.
  10. Bodo Peter,SEX ; Hesselbom Hjalmar,SEX ; Hentzell Hans,SEX, Flip-chip type connection with elastic contacts.
  11. Ho Chung W., High density flip chip BGA.
  12. Carpenter Charles (Poughkeepsie NY) Fugardi Joseph F. (Wappingers Falls NY) Gregor Lawrence V. (Hopewell Junction NY) Grosewald Peter S. (Putnam Valley NY) Reeber Morton D. (Shrub Oak NY), Improved solder interconnection between a semiconductor device and a supporting substrate.
  13. Dedert Ronald J. ; Hollinger ; Jr. William A. ; Kaverman Paul J., Integrated circuit anti-bridging leads design.
  14. Marrs Robert C., Integrated circuit chip to substrate interconnection.
  15. Marrs Robert C., Integrated circuit chip to substrate interconnection and method.
  16. Boyko Christina M. ; Ingraham Anthony P. ; Markovich Voya R. ; Russell David J., Interconnect structure for joining a chip to a circuit card.
  17. Darveaux Robert F. ; Miles Barry M. ; Copia Alexander W., Making solder ball mounting pads on substrates.
  18. Farnworth Warren M., Mask repattern process.
  19. Edwards Darvin R., Method and apparatus for attaching particles to a substrate.
  20. Wachtler Kurt P. ; Hotchkiss Gregory B., Method and apparatus for the attachment of particles to a substrate.
  21. LaFontaine ; Jr. William Rena ; Mescher Paul Allen ; Woychik Charles Gerard, Method for joining a semiconductor chip to a chip carrier substrate and resulting chip package.
  22. Dery Jean,CAX ; Egitto Frank D. ; Matienzo Luis J. ; Ouellet Charles,CAX ; Ouellet Luc,CAX ; Questad David L. ; Rudik William J. ; Tran Son K., Method of forming a flip chip assembly.
  23. Wael Zohni, Off-center solder ball attach and methods therefor.
  24. Maeno Yoshinobu,JPX ; Abe Kenichiro,JPX ; Soekawa Kouzi,JPX, Packaging structure for a semiconductor element flip-chip mounted on a mounting board having staggered bump connection location on the pads and method thereof.
  25. Sawairi Hitoshi (Hirakata JPX) Hirose Fuminori (Hirakata JPX) Konishikawa Kaoru (Hirakata JPX), Printed circuit board.
  26. Schtt Joachim (Neusss DEX), Printed circuit board having tapered contact pads for surface mounted electrical components.
  27. Frankoski Edward Jay ; Memis Irving, Printed circuit boards for mounting a semiconductor integrated circuit die.
  28. Lewis Robert Lee ; Sebesta Robert David ; Waits Daniel Martin, Process for connecting an electrical device to a circuit substrate.
  29. Nakanishi Teru (Kawasaki JPX) Karasawa Kazuaki (Kawasaki JPX) Ochiai Masayuki (Kawasaki JPX) Hashimoto Kaoru (Kawasaki JPX), Process for flip chip connecting a semiconductor chip.
  30. Jimarez Miguel Angel ; Neira Reinaldo Anthony, Receptor pad structure for chip carriers.
  31. Nakamura, Akio, Semiconductor device with staggered hexagonal electrodes and increased wiring width.
  32. Rostoker Michael D. (San Jose CA) Heim Dorothy A. (San Jose CA), Semiconductor die having a high density array of composite bond pads.
  33. Tanaka Kei,JPX, Structure for bonding semiconductor device to substrate.
  34. Visel Thomas A. (Phoenix AZ) Long Jon M. (Livermore CA), System for securing and electrically connecting a semiconductor chip to a substrate.
  35. Rostoker Michael D. (San Jose CA), Technique of increasing bond pad density on a semiconductor die.

이 특허를 인용한 특허 (10) 인용/피인용 타임라인 분석

  1. Cai, Yuhong; Guo, Mao, Ball pad with a plurality of lobes.
  2. Araki, Yasushi; Sato, Seiji; Nakamura, Masatoshi; Ozawa, Takashi, Flip-chip mounting substrate and flip-chip mounting method.
  3. Yeduru, Srinivasa Reddy; Gasser, Karl Heinz; Woehlert, Stefan; Mayer, Karl; Santos Rodriguez, Francisco Javier, Method for processing a wafer and wafer structure.
  4. Cubero Pitel, Jose Antonio; Fores Montserrat, Andreu; Torrijos Ezquerra, Maria Leonor, Method for producing a printed circuit board.
  5. Lee, Doo-Hwan; Kim, Seung-Gu; Bae, Won-Cheol; Kim, Moon-Il; Lee, Jae-Kul, Method of manufacturing a component-embedded printed circuit board.
  6. Kondo,Koji; Kataoka,Ryohei; Yokochi,Tomohiro; Nakagoshi,Makoto; Murai,Tadashi; Hayashi,Akimori; Suzuki,Katsunobu, Printed circuit board having colored outer layer.
  7. Wang, Yu-Po; Huang, Chien-Ping; Lin, Wei-Chun; Lee, Wen Cheng, Semiconductor package substrate.
  8. Reiss,Martin; Bender,Carsten; Nocke,Kerstin, Substrate for producing a soldering connection.
  9. Gambino, Jeffrey P.; Leidy, Robert K.; Rassel, Richard J., Thick bond pad for chip with cavity package.
  10. Gambino, Jeffrey P.; Leidy, Robert K.; Rassel, Richard J., Thick bond pad for chip with cavity package.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로