초록 ▼

The present invention relates to a method of assigning data from time slots on an input bus to time slots on an output bus comprised of determining the order of time slots of data in a frame, determining whether each time slot of data in an input frame is to be located in the same or later time slot

The present invention relates to a method of assigning data from time slots on an input bus to time slots on an output bus comprised of determining the order of time slots of data in a frame, determining whether each time slot of data in an input frame is to be located in the same or later time slot in an output frame, or whether it is to be located in an earlier time slot in an output frame, in the event each time slot of data of the input frame is to be located in the same or later time slot in an output frame, applying each time slot of data of the input frame to the same or a later time slot in the output frame, the event a time slot of data of the input frame is to be located in an earlier time slot in an output frame, delaying for one time slot interval and then applying each time slot fo data of the input frame to the same or a later time slot in the output frame, whereby the order of time slots in a stream of output data is always from an earlier time slot to a later time slot.

대표청구항 ▼

1. A time slot assigner for a communication system comprising:(a) means for receiving serial data on an input bus divided into frames of time slots;(b) means for converting the data of each time slot into parallel bytes corresponding to data channels;(c) means for storing each byte in a cycling fram

1. A time slot assigner for a communication system comprising:(a) means for receiving serial data on an input bus divided into frames of time slots;(b) means for converting the data of each time slot into parallel bytes corresponding to data channels;(c) means for storing each byte in a cycling frame memory at locations related to channel numbers of said data; and(d) means for subsequently reading selectable ones of said locations corresponding to time slot numbers of data on an output bus, assignment of said data being determined by(i) connecting the time slots from the input bus to the time slots on the output bus in order beginning with the first slot of each frame on the input bus,(ii) in the event step (i) does not result in constant delay of time slots within a frame of data between the input and the output bus, connecting the time slots from the input bus to the time slots on the output bus shifted one time slot later in time, and(iii) repeating step (ii) until there is constant delay of time slots within a frame of data between the input and the output bus. 2. The time slot assigner as defined in claim 1 in which the means for reading selectable ones of said locations is comprised of a connection memory for storing location addresses of the time slots of received data and the time slots of output data in the storing means. 3. The time slot assigner as defined in claim 2 in which the relationship between the location addresses of the time slots of the received data and the time slots of output data is fixed. 4. The time slot assigner as defined in claim 2 in which the relationship between the location addresses of the time slots of the received data and the time slots of output data is variable. 5. The time slot assigner as defined in claim 2 including means for loading said bytes of incoming data into said storing means during a first half of a channel interval, and means for reading data from said storing means during a second half of the channel interval. 6. A time slot assigner for a communication system comprising:(a) means for receiving serial data on an input bus divided into frames of time slots;(b) means for connecting each time slot of data into parallel bytes corresponding to data channels;(c) means for storing each byte in a cycling frame memory at locations related to channel numbers of said data;(d) means for subsequently reading selectable ones of said locations corresponding to time slot numbers of data on an output bus, said selectable ones of said locations being determined by(i) determining the order of time slots of data in an input frame,(ii) determining whether each time slot of data in an input frame is to be located in the same or later time slot in an output frame, or whether it is to be located in an earlier time slot in said output frame to maintain the same said order of time slots,(iii) in the event each time slot of data of the input frame is to be located in the same or in a later time slot in an output frame to maintain the same said order, applying each time slot of data of the input frame to the same or a later time slot in the output frame,(iv) in the event a time slot of data of the input frame is to be located in an earlier time slot in an output frame to maintain the same said order, delaying for one time slot interval and then applying each time slot of data of the input frame to the same or to a later time slot in the output frame,whereby the order of time slots in a stream of output data is always from an earlier time slot to a later time slot. 7. The time slot assigner as defined in claim 6 in which the means for reading selectable ones of said locations is comprised of a connection memory for storing addresses of the time slots of received data and the time slots of output data in the storing means. 8. The time slot assigner as defined in claim 7 in which the relationship between the location addresses of the time slots of the received data and the time slots of output data is fixed. 9. The time slot assigner as defined in claim 7 in which the relationship between the location addresses of the time slots of the received data and the time slots of output data is variable. 10. The time slot assigner as defined in claim 7 including means for loading said bytes of incoming data into said storing means during a first half of a channel interval, and means for reading data from said storing means during a second half of the channel interval.