One cell programmable switch using non-volatile cell
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03K-019/177
G11C-016/04
출원번호
US-0274354
(2002-10-18)
발명자
/ 주소
Sun, Albert
Sheu, Eric
Lo, Ying-Che
출원인 / 주소
Macronix International Co., Ltd.
대리인 / 주소
Haynes Mark A.
인용정보
피인용 횟수 :
6인용 특허 :
41
초록▼
A one transistor, non-volatile programmable switch comprises a first node and a second node coupled with corresponding circuit elements in an integrated circuit. A single, non-volatile programmable transistor having a drain coupled to one of the first node and second node, a source coupled to the ot
A one transistor, non-volatile programmable switch comprises a first node and a second node coupled with corresponding circuit elements in an integrated circuit. A single, non-volatile programmable transistor having a drain coupled to one of the first node and second node, a source coupled to the other of the first node and second node, gate coupled to an energizing conductor, the data storage structure constitute the programmable switch. The non-volatile programmable transistor consists of a mask programmable ROM cell, or a charge programmable device, in which the data storage structure comprises a floating gate or a nitride layer, or other charge trapping layer, between oxides or other insulators.
대표청구항▼
1. A programmable switch for a configurable integrated circuit comprising:a first node and a second node coupled with corresponding circuit elements in the integrated circuit;a non-volatile programmable device configured as a switch between the first and second nodes, having a drain coupled to one o
1. A programmable switch for a configurable integrated circuit comprising:a first node and a second node coupled with corresponding circuit elements in the integrated circuit;a non-volatile programmable device configured as a switch between the first and second nodes, having a drain coupled to one of the first node and the second node, a source coupled to the other of the first node and the second node, a gate coupled to an energizing conductor, and a data storage structure; anda charge pump coupled to the energizing conductor, to produce a boosted voltage during logical operation of the corresponding circuit elements to reduce voltage drop across said device for signals propagating between the first and second nodes. 2. The programmable switch of claim 1, wherein the data storage structure comprises a floating gate. 3. The programmable switch of claim 1, wherein the data storage structure comprises a nitride layer embedded between insulators. 4. The programmable switch of claim 1, wherein the data storage structure comprises a mask programmable implant between the source and the drain. 5. The programmable switch of claim 1, wherein the boosted voltage is greater than the power potential on said circuit elements by at least a threshold voltage of said non-volatile programmable device, during logical operation of the corresponding circuit elements. 6. A programmable switch for a configurable integrated circuit, comprising:a first node and a second node coupled with corresponding circuit elements in the integrated circuit;a single transistor, non-volatile programmable device, having a drain coupled to one of the first node and the second node, a source coupled to the other of the first node and the second node, a control gate coupled to an energizing conductor, and a charge storage structure;programming circuitry coupled to the first and second nodes, and to the energizing conductor, to apply voltages sufficient to inject and remove charge from the charge storage structure to program the charge programmable device; anda charge pump coupled to the energizing conductor, to produce a boosted voltage during logical operation of the integrated circuit. 7. The programmable switch of claim 6, wherein the charge storage structure comprises a floating gate. 8. The programmable switch of claim 6, wherein the charge storage structure comprises a nitride layer embedded between insulators. 9. The programmable switch of claim 6, wherein the programming circuitry includes a first voltage conductor coupled to the first node and a second voltage conductor coupled to the second node. 10. The programmable switch of claim 6, wherein the programming circuitry comprises resources inducing Fowler-Nordheim tunneling to remove charge from said charge storage element of said programmable device. 11. The programmable switch of claim 6, wherein the programming circuitry comprises resources inducing Fowler-Nordheim tunneling to inject charge into said charge storage element of said programmable device. 12. The programmable switch of claim 6, wherein the programming circuitry comprises resources inducing hot electron tunneling to inject charge into said charge storage element of said programmable device. 13. The programmable switch of claim 6, wherein the boosted voltage is greater than a power potential on said circuit elements by at least a threshold voltage of said programmable device, during logical operation of the integrated circuit. 14. The programmable switch of claim 6, wherein the programming circuitry includes a first voltage conductor coupled to the first node and a second voltage conductor coupled to the second node, and logic to disconnect said first voltage conductor and said second voltage conductor during logical operation of the integrated circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (41)
Choi Jeong-Hyeok (Seoul KRX) Shin Chul-Ho (Seoul KRX), A mask read only memory device.
Trimberger Stephen M., Data processing system using configuration select logic, an instruction store, and sequencing logic during instruction execution.
Agrawal Om P., Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's.
McMillan Larry D. (Colorado Springs CO) Mihara Takashi (Saitama Pref JPX) Yoshimori Hiroyuki (Kanagawa Pref. JPX) Gregory John W. (Colorado Springs CO) Paz de Araujo Carlos A. (Colorado Springs CO), Memory with ferroelectric capacitor connectable to transistor gate.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Method of margin testing programmable interconnect cell.
Bass ; Jr. Roy S. (Underhill VT) Bhattacharyya Arup (Essex Junction VT) Grise Gary D. (Colchester VT), Non-volatile memory cell having Si rich silicon nitride charge trapping layer.
Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic element interconnections for programmable logic array integrated circuits.
Chiu Daniel,TWX ; Yang C. C.,TWX ; Peng Peng-Yih,TWX ; Wu J. Y.,TWX ; Lai J. S.,TWX, Retainer ring for polishing head of chemical-mechanical polish machines.
Yamasaki Kazuyuki (Tokyo JPX) Nishizaka Teiichiro (Tokyo JPX) Otsuki Kazutaka (Tokyo JPX), Semiconductor memory having a plurality of memory banks and sub-bit lines which are connected to a main bit line via MOS.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.