$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Field effect transistor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/76
출원번호 US-0275337 (2001-07-03)
국제출원번호 PCT/DE01/02451 (2001-07-03)
국제공개번호 WO02/03482 (2002-01-10)
발명자 / 주소
  • Luyken, Richard Johannes
  • Schlö
  • sser, Till
  • Haneder, Thomas Peter
  • nlein, Wolfgang
  • Kreupl, Franz
출원인 / 주소
  • Infineon Technologies AG
대리인 / 주소
    Altera Law Group, LLC
인용정보 피인용 횟수 : 128  인용 특허 : 0

초록

A field-effect transistor that having a nanowire, which forms a source region, a channel region and a drain region of the field-effect transistor, the nanowire being a semiconducting and/or metallically conductive nanowire. The field-effect transistor also has at least one nanotube, which forms a ga

대표청구항

1. A field-effect transistor, comprising:a nanowire, which forms a source region, a channel region and a drain region of the field-effect transistor, the nanowire being a semiconducting and/or metallically conductive nanowire; andat least one nanotube, which forms a gate region of the field-effect t

이 특허를 인용한 특허 (128)

  1. Kavalieros,Jack T.; Shah,Uday; Rachmady,Willy; Doyle,Brian S., Apparatus and method for selectively recessing spacers on multi-gate devices.
  2. Empedocles,Stephen A.; Stumbo,David P.; Niu,Chunming; Duan,Xiangfeng, Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites.
  3. Empedocles,Stephen; Stumbo,David P.; Niu,Chunming; Duan,Xianfeng, Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites.
  4. Lindert, Nick; Cea, Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  5. Doyle, Brian S.; Jin, Been-Yih; Kavalieros, Jack T.; Datta, Suman; Brask, Justin K.; Chau, Robert S., CMOS devices with a single work function gate electrode and method of fabrication.
  6. Lim, Brian Y.; Lai, Jon W., Carbon nanotube high frequency transistor technology.
  7. Tombler, Jr., Thomas W.; Lim, Brian Y., Carbon nanotube transistor process with transferred carbon nanotubes.
  8. Tombler, Thomas W., Concentric gate nanotube transistor devices.
  9. Pan, Yaoling; Stumbo, David P., Contact doping and annealing systems and processes for nanowire thin films.
  10. Brask, Justin K.; Datta, Suman; Doczy, Mark L.; Blackwell, James M.; Metz, Matthew V.; Kavalieros, Jack T.; Chau, Robert S., Dielectric interface for group III-V semiconductor device.
  11. Duesberg, Georg; Kreupl, Franz; Seidel, Robert; Steinlesberger, Gernot, Electrical circuit with a nanostructure and method for producing a contact connection of a nanostructure.
  12. Kamins, Theodore I., Electronic device and method of making the same.
  13. Kavalieros, Jack T.; Mukherjee, Niloy; Dewey, Gilbert; Somasekhar, Dinesh; Doyle, Brian S., Embedded memory cell and method of manufacturing same.
  14. Tombler,Thomas W.; Lim,Brian Y., Fabricating carbon nanotube transistor devices.
  15. Karna, Shashi P.; Mallick, Govind, Field effect transistor array using single wall carbon nano-tubes.
  16. Kern,Klaus; Burghard,Marko; Cui,Jingbiao, Field effect transistor memory cell, memory device and method for manufacturing a field effect transistor memory cell.
  17. Radosavljevic, Marko; Datta, Suman; Doyle, Brian S.; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Majumdar, Amian; Chau, Robert S., Field effect transistor with metal source/drain regions.
  18. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  19. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  20. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  21. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  22. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  23. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  24. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  25. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  26. Chau, Robert S.; Datta, Suman; Kavalieros, Jack; Brask, Justin K.; Doczy, Mark L.; Metz, Matthew, Field effect transistor with narrow bandgap source and drain regions and method of fabrication.
  27. Pan,Yaoling; Leon,Francisco; Stumbo,David P., Fully integrated organic layered processes for making plastic electronics based on conductive polymers and semiconductor nanowires.
  28. Mostarshed,Shahriar; Chen,Jian; Leon,Francisco; Pan,Yaoling; Romano,Linda T., Gate configuration for nanowire electronic devices.
  29. Mostarshed, Shahriar; Chen, Jian; Leon, Francisco; Pan, Yaoling; Romano, Linda T., Gating configurations and improved contacts in nanowire-based electronic devices.
  30. Tombler, Jr., Thomas W., Heterostructure nanotube devices.
  31. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors.
  32. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  33. Chang, Peter L. D.; Doyle, Brian S., Independently accessed double-gate and tri-gate transistors in same process flow.
  34. Stumbo, Dave; Empedocles, Stephen, Integrated displays using nanowire transistors.
  35. Stumbo,Dave; Empedocles,Stephen, Integrated displays using nanowire transistors.
  36. Chang, Peter L. D., Integration of planar and tri-gate devices on the same substrate.
  37. Chang,Peter L. D., Integration of planar and tri-gate devices on the same substrate.
  38. Romano, Linda T.; Chen, Jian, Large area nanoenabled macroelectronic substrates and uses therefor.
  39. Duan, Xiangfeng; Niu, Chunming; Empedocles, Stephen A.; Romano, Linda T.; Chen, Jian; Sahi, Vijendra; Bock, Lawrence; Stumbo, David P.; Parce, J. Wallace; Goldman, Jay L., Large-area nanoenabled macroelectronic substrates and uses therefor.
  40. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen, Large-area nanoenabled macroelectronic substrates and uses therefor.
  41. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen A.; Romano,Linda T.; Chen,Jian; Sahi,Vijendra; Bock,Lawrence A.; Stumbo,David P.; Parce,J. Wallace; Goldman,Jay L., Large-area nanoenabled macroelectronic substrates and uses therefor.
  42. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen A.; Romano,Linda T.; Chen,Jian; Sahi,Vijendra; Bock,Lawrence A.; Stumbo,David P.; Wallace,Parce J.; Goldman,Jay L., Large-area nanoenabled macroelectronic substrates and uses therefor.
  43. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen A.; Romano,Linda T.; Chen,Jian; Sahi,Vijendra; Bock,Lawrence A.; Stumbo,David P.; Wallace,Parce J.; Goldman,Jay L., Large-area nanoenabled macroelectronic substrates and uses therefor.
  44. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen; Romano,Linda T.; Chen,Jian; Sahi,Vijendra; Bock,Lawrence A.; Stumbo,David P.; Parce,J. Wallace; Goldman,Jay L., Large-area nanoenabled macroelectronic substrates and uses therefor.
  45. Romano, Linda T.; Chen, Jian, Large-area nanoenabled macroelectronic substrates and uses therefor.
  46. Duan,Xiangfeng; Niu,Chunming; Empedocles,Stephen; Romano,Linda T.; Chen,Jian; Sahi,Vijendra; Bock,Lawrence; Stumbo,David; Parce,J. Wallace; Goldman,Jay L., Large-area nonenabled macroelectronic substrates and uses therefor.
  47. Datta,Suman; Doyle,Brian S.; Chau,Robert S.; Kavalieros,Jack; Zheng,Bo; Hareland,Scott A., Method and apparatus for improving stability of a 6T CMOS SRAM cell.
  48. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  49. Brask, Justin K.; Chau, Robert S.; Datta, Suman; Doczy, Mark L.; Doyle, Brian S.; Kavalieros, Jack T.; Majumdar, Amlan; Metz, Matthew V.; Radosavljevic, Marko, Method for fabricating transistor with thinned channel.
  50. Huang, Houjin, Method for making field-effect transistor using carbon nanotube.
  51. Shah,Uday; Doyle,Brian S.; Brask,Justin K.; Chau,Robert S., Method of fabricating a multi-cornered film.
  52. Mostarshed, Shahriar; Chen, Jian; Leon, Francisco A.; Pan, Yaoling; Romano, Linda T., Method of fabricating gate configurations for an improved contacts in nanowire based electronic devices.
  53. Doyle,Brian S.; Datta,Suman; Kavalieros,Jack T.; Majumdar,Amlan, Method of ion implanting for tri-gate devices.
  54. Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Chau, Robert S., Method of patterning a film.
  55. Romano,Linda T.; Hamilton,James M., Methods for nanowire growth.
  56. Robbins, Virginia, Methods for oriented growth of nanowires on patterned substrates.
  57. Brask, Justin K.; Kavalieros, Jack; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S.; Doyle, Brian S., Methods for patterning a semiconductor film.
  58. Duan, Xiangfeng; Daniels, R. Hugh; Niu, Chunming; Sahi, Vijendra; Hamilton, James M.; Romano, Linda T., Methods of positioning and/or orienting nanostructures.
  59. Duan,Xiangfeng; Daniels,R. Hugh; Niu,Chunming; Sahi,Vijendra; Hamilton,James M.; Romano,Linda T., Methods of positioning and/or orienting nanostructures.
  60. Dubin,Valery M.; Bohr,Mark, Microcircuit fabrication and interconnection.
  61. Dubin,Valery M.; Bohr,Mark, Microcircuit fabrication and interconnection.
  62. Kang, Dong Hun; Han, Jeong Hee; Park, Wan Jun; Kim, Won Joo; Hyun, Jae Woong, Multi-bit nonvolatile memory devices and methods of operating the same.
  63. Kavalieros, Jack T.; Brask, Justin K.; Datta, Suman; Doyle, Brian S.; Chau, Robert S., Multigate device with recessed strain regions.
  64. Chidambarrao, Dureseti; Liu, Xiao Hu; Sekaric, Lidija, Multiple Orientation Nanowires with Gate Stack Sensors.
  65. Chidambarrao, Dureseti; Liu, Xiao Hu; Sekaric, Lidija, Multiple orientation nanowires with gate stack sensors.
  66. Chidambarrao, Dureseti; Liu, Xiao Hu; Sekaric, Lidija, Multiple orientation nanowires with gate stack stressors.
  67. Surdeanu, Radu; Agarwal, Prabhat; Balkenende, Abraham Rudolf; Bakkers, Erik P. A. M., Nanoscale fet.
  68. Tombler, Jr.,Thomas W.; Lim,Brian Y., Nanotube transistor and rectifying devices.
  69. Tombler, Jr.,Thomas W.; Lim,Brian Y., Nanotube transistor integrated circuit layout.
  70. Stumbo, David; Chen, Jian; Heald, David; Pan, Yaoling, Nanowire capacitor and methods of making same.
  71. Chidambarrao, Dureseti; Liu, Xiao H.; Sekaric, Lidija, Nanowire devices for enhancing mobility through stress engineering.
  72. Romano, Linda T.; Mostarshed, Shahriar, Nanowire horizontal growth and substrate removal.
  73. Stumbo,David; Chen,Jian; Heald,David; Pan,Yaoling, Nanowire varactor diode and methods of making same.
  74. Brask,Justin K.; Kavalieros,Jack T.; Doyle,Brian S.; Chau,Robert S., Non-planar microelectronic device having isolation element to mitigate fringe effects and method to fabricate same.
  75. Doyle,Brian S; Datta,Suman; Jin,Been Yih; Zelick,Nancy M; Chau,Robert, Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow.
  76. Graham,Andrew; Hofmann,Franz; H철nlein,Wolfgang; Kretz,Johannes; Kreupl,Franz; Landgraf,Erhard; Luyken,Richard Johannes; R철sner,Wolfgang; Schulz,Thomas; Specht,Michael, Non-volatile memory cell, memory cell arrangement and method for production of a non-volatile memory cell.
  77. Hareland,Scott A.; Chau,Robert S.; Doyle,Brian S.; Datta,Suman; Jin,Been Yih, Nonplanar device with stress incorporation layer and method of fabrication.
  78. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  79. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  80. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  81. Shah, Uday; Doyle, Brian S.; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  82. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  83. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  84. Shah, Uday; Doyle, Brian; Brask, Justin K.; Chau, Robert S.; Letson, Thomas A., Nonplanar device with thinned lower body portion and method of fabrication.
  85. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  86. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Rios, Rafael; Linton, Tom; Datta, Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  87. Hareland,Scott A.; Chau,Robert S.; Doyle,Brian S.; Rios,Rafael; Linton,Tom; Datta,Suman, Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication.
  88. Brask, Justin K.; Dovle, Brian S.; Kavalleros, Jack; Doczy, Mark; Shah, Uday; Chau, Robert S., Nonplanar transistors with metal gate electrodes.
  89. Brask,Justin K.; Doyle,Brian S.; Kavalieros,Jack; Doczy,Mark; Shah,Uday; Chau,Robert S., Nonplanar transistors with metal gate electrodes.
  90. Stumbo, David P.; Compton, Richard, Phased array systems.
  91. Dubrow, Robert S.; Niu, Chunming, Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production.
  92. Dubrow, Robert; Casillas, Carlos Guillermo; Freeman, William P.; Goldman, Jay L.; Hardev, Veeral Dilip; Leon, Francisco; Niu, Chunming; Pereira, Cheri X. Y., Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production.
  93. Kavalieros, Jack T.; Brask, Justin K.; Doyle, Brian S.; Shah, Uday; Datta, Suman; Doczy, Mark L.; Metz, Matthew V.; Chau, Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  94. Kavalieros,Jack T.; Brask,Justin K.; Doyle,Brian S.; Shah,Uday; Datta,Suman; Doczy,Mark L.; Metz,Matthew V.; Chau,Robert S., Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby.
  95. Sandhu, Gurtej S.; Mouli, Chandra, Reduced leakage memory cells.
  96. Yap, Yoke Khin, Room temperature tunneling switches and methods of making and using the same.
  97. Rachmady, Willy; Shah, Uday; Kavalieros, Jack T.; Doyle, Brian S., Selective anisotropic wet etching of workfunction metal for semiconductor devices.
  98. Stumbo, David P.; Pan, Yaoling; Grigoropoulos, Costas P.; Misra, Nipun, Selective processing of semiconductor nanowires by polarized visible radiation.
  99. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  100. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  101. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  102. Brask, Justin K.; Kavalieros, Jack; Doyle, Brian S.; Shah, Uday; Datta, Suman; Majumdar, Amlan; Chau, Robert S., Semiconductor device structures and methods of forming semiconductor structures.
  103. Nishizawa, Hideyuki; Itoh, Satoshi, Semiconductor nanowire memory device.
  104. Sekaric, Lidija; Chidambarrao, Dureseti; Liu, Xiao H., Semiconductor nanowire with built-in stress.
  105. Sekaric, Lidija; Barwicz, Tymon; Chidambarrao, Dureseti, Semiconductor nanowires having mobility-optimized orientations.
  106. Doyle,Brian S; Rakshit,Titash; Chau,Robert S; Datta,Suman; Brask,Justin K; Shah,Uday, Stacked multi-gate transistor design and method of fabrication.
  107. Hudait, Mantu K.; Shaheen, Mohamad A.; Chow, Loren A.; Tolchinsky, Peter G.; Fastenau, Joel M.; Loubychev, Dmitri; Liu, Amy W. K., Stacking fault and twin blocking barrier for integrating III-V on Si.
  108. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  109. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  110. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  111. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  112. Rakshit, Titash; Giles, Martin; Pillarisetty, Ravi; Kavalieros, Jack T., Stress in trigate devices using complimentary gate fill materials.
  113. Chidambarrao, Dureseti; Sekaric, Lidija, Structurally stabilized semiconductor nanowire.
  114. Doyle, Brian S.; Jin, Been-Yih; Kavalieros, Jack T.; Datta, Suman, Substrate band gap engineered multi-gate pMOS devices.
  115. Patil, Nishant; Mitra, Subhasish, System and method for analyzing a nanotube logic circuit.
  116. Lemmi, Francesco; Stumbo, David P., Systems and methods for harvesting and integrating nanowires.
  117. Romano,Linda T.; Chen,Jian; Duan,Xiangfeng; Dubrow,Robert S.; Empedocles,Stephen A.; Goldman,Jay L.; Hamilton,James M.; Heald,David L.; Lemmi,Francesco; Niu,Chunming; Pan,Yaoling; Pontis,George; Sahi,Vijendra; Scher,Erik C.; Stumbo,David P.; Whiteford,Jeffery A., Systems and methods for harvesting and integrating nanowires.
  118. Duan, Xiangfeng; Bernatis, Paul; Fischer-Colbrie, Alice; Hamilton, James M.; Lemmi, Francesco; Pan, Yaoling; Parce, J. Wallace; Pereira, Cheri X. Y.; Stumbo, David P., Systems and methods for harvesting and reducing contamination in nanowires.
  119. Taylor, David, Systems and methods for nanowire growth.
  120. Mostarshed, Shahriar; Romano, Linda T., Systems and methods for nanowire growth and harvesting.
  121. Pan,Yaoling; Duan,Xiangfeng; Dubrow,Robert S.; Goldman,Jay L.; Mostarshed,Shahriar; Niu,Chunming; Romano,Linda T.; Stumbo,Dave, Systems and methods for nanowire growth and harvesting.
  122. Pan,Yaoling; Duan,Xiangfeng; Dubrow,Robert S.; Goldman,Jay L.; Mostarshed,Shahriar; Niu,Chunming; Romano,Linda T.; Stumbo,Dave, Systems and methods for nanowire growth and harvesting.
  123. Niu, Chunming; Goldman, Jay L.; Duan, Xiangfeng; Sahi, Vijendra, Systems and methods for nanowire growth and manufacturing.
  124. Ban,Ibrahim; Chang,Peter L. D., Tri-gate integration with embedded floating body memory cell using a high-K dual metal gate.
  125. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  126. Hareland, Scott A.; Chau, Robert S.; Doyle, Brian S.; Datta, Suman; Jin, Been-Yih, Tri-gate transistor device with stress incorporation layer and method of fabrication.
  127. Metz,Matthew V.; Datta,Suman; Doczy,Mark L.; Kavalieros,Jack T.; Brask,Justin K.; Chau,Robert S., Uniform silicide metal on epitaxially grown source and drain regions of three-dimensional transistors.
  128. Kim,Ki Nam; Kim,Yun Gi, Vertical type nanotube semiconductor device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로