$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Post rinse to improve selective deposition of electroless cobalt on copper for ULSI application 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/31
출원번호 US-0284855 (2002-10-30)
발명자 / 주소
  • Ramanathan, Sivakami
  • Padhi, Deenesh
  • Gandikota, Srinivas
  • Dixit, Girish A.
출원인 / 주소
  • Applied Materials, Inc.
대리인 / 주소
    Moser, Patterson & Sheridan
인용정보 피인용 횟수 : 27  인용 특허 : 78

초록

A method for depositing a passivation layer on a substrate surface using one or more electroplating techniques is provided. Embodiments of the method include selectively depositing an initiation layer on a conductive material by exposing the substrate surface to a first electroless solution, deposit

대표청구항

1. A method of processing a substrate, comprising:selectively depositing an initiation layer on a conductive material by exposing the substrate surface to a first electroless solution consisting essentially of one or more boron based reducing agents;depositing a passivating material on the initiatio

이 특허에 인용된 특허 (78)

  1. Shacham Yosef Y. (Ithaca NY) Bielski Roman (Ithaca NY), Alkaline free electroless deposition.
  2. Kellam Mark, Aluminum-palladium alloy for initiation of electroless plating.
  3. Chen LinLin, Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece.
  4. Cheung Robin ; Sinha Ashok ; Tepman Avi ; Carl Dan, Apparatus for electro-chemical deposition with thermal anneal chamber.
  5. Chen Ling ; Ganguli Seshadri ; Zheng Bo ; Wilson Samuel ; Marcadal Christophe, CVD method of depositing copper films by using improved organocopper precursor blend.
  6. Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalyst for electroless deposition of metals.
  7. Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalysts for electroless deposition of metals on comparatively low-temperature polyolefin and polyester substrates.
  8. Stevens Joe, Cathode contact ring for electrochemical deposition.
  9. Sambucetti, Carlos Juan; Chen, Xiaomeng; Seo, Soon-Cheon; Agarwala, Birenda Nath; Hu, Chao-Kun; Lustig, Naftali Eliahu; Greco, Stephen Edward, Chip to wiring interface with single metal alloy layer applied to surface of copper interconnect.
  10. Sricharoenchaikit Prasit (Millis) Calabrese Gary S. (North Andover) Gulla Michael (Millis MA), Controlled electroless plating.
  11. Krishnamoorthy Ahila ; Duquette David J. ; Murarka Shyam P., Copper alloy electroplating bath for microelectronic applications.
  12. Liu Chung-Shi,TWX ; Chang Chung-Long,TWX ; Yu Chen-Hua,TWX, Copper chemical-mechanical-polishing (CMP) dishing.
  13. Hsiung Chiung-Sheng,TWX ; Hsieh Wen-Yi,TWX ; Lur Water,TWX, Copper damascene technology for ultra large scale integration circuits.
  14. Lee Chwan-Ying,TWX ; Huang Tzuen-Hsi,TWX, Copper metallization of USLI by electroless process.
  15. Nidola Antonio (Milan ITX) Martelli Gian N. (Milan ITX), Deposition of catalytic electrodes on ion-exchange membranes.
  16. Zheng Bo ; Chen Ling ; Mak Alfred ; Chang Mei, Deposition of copper with increased adhesion.
  17. James A. Cunningham, Diffusion barriers for copper interconnect systems.
  18. Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
  19. Stevens, Joe; Olgado, Donald; Ko, Alex; Mok, Yeuk-Fai Edwin, Edge bead removal/spin rinse dry (EBR/SRD) module.
  20. Landau Uziel ; D'Urso John J. ; Rear David B., Electro deposition chemistry.
  21. Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
  22. Dordi Yezdi ; Olgado Donald J. ; Morad Ratson ; Hey Peter ; Denome Mark ; Sugarman Michael ; Lloyd Mark ; Stevens Joseph ; Marohl Dan ; Shin Ho Seon ; Ravinovich Eugene ; Cheung Robin ; Sinha Ashok K, Electro-chemical deposition system.
  23. Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
  24. Shacham-Diamand Yosi ; Nguyen Vinh ; Dubin Valery, Electroless deposition of metal films with spray processor.
  25. McConnell Christopher F. ; Verhaverbeke Steven, Electroless metal deposition of electronic components in an enclosable vessel.
  26. Uchida Hiroki,JPX ; Kiso Masayuki,JPX ; Nakamura Takayuki,JPX ; Kamitamari Tohru,JPX ; Susuki Rumiko,JPX ; Shimizu Koichiro,JPX, Electroless nickel plating solution and method.
  27. Mallory ; Jr. Glenn O. (Inglewood CA), Electroless nickel polyalloys.
  28. Semkow Krystyna W. ; O'Sullivan Eugene J., Electroless plating of metallic features on nonmetallic or semiconductor layer without extraneous plating.
  29. Bengston Jon E. (Newington CT), Electroless plating of nickel onto surfaces such as copper or fused tungston.
  30. Cane Frank N. (3058 Plumstead Way San Jose CA 95148), Electroless plating process for the manufacture of printed circuit boards.
  31. Mallory ; Jr. Glenn O. (Los Angeles CA), Electrolessly plated product having a polymetallic catalytic film underlayer.
  32. Yoshikawa Stephanie A. ; Catabay Wilbur G., Etch process selective to cobalt silicide for formation of integrated circuit structures.
  33. Hilgendorff Walter,DEX ; Kahn Gerhard,DEX ; Jordt Frauke,DEX, Filtration apparatus having channeled flow guide elements.
  34. Cheung Robin ; Carl Daniel A. ; Dordi Yezdi ; Hey Peter ; Morad Ratson ; Chen Liang-Yuh ; Smith Paul F. ; Sinha Ashok K., In-situ electroless copper seed layer enhancement in an electroplating system.
  35. Lakshmikanthan Jayant ; Stevens Joe, Inflatable compliant bladder assembly.
  36. Lopatin, Sergey; Wang, Fei; Schonauer, Diana; Avanzino, Steven C., Interconnect structure formed in porous dielectric material with minimized degradation and electromigration.
  37. Simpson Cindy Reidsema, Interconnect structure in a semiconductor device and method of formation.
  38. Sergey D. Lopatin ; Shekhar Pramanick ; Dirk Brown, Manufacturing method for semiconductor metalization barrier.
  39. Yamazaki Shunpei,JPX, Manufacturing method of a semiconductor device.
  40. Vikram Pavate ; Murali Narasimhan, Method and apparatus of forming a sputtered doped seed layer.
  41. Goldstein Rachel (Givataim CT ILX) Kukanskis Peter E. (Watertown CT) Grunwald John J. (New Haven CT), Method and composition for continuous electroless copper deposition using a hypophosphite reducing agent in the presence.
  42. Daniel A. Carl ; Barry Chin ; Liang Chen ; Robin Cheung ; Peijun Ding ; Yezdi Dordi ; Imran Hashim ; Peter Hey ; Ashok K. Sinha, Method for achieving copper fill of high aspect ratio interconnect features.
  43. Wu Cherng-Dean (Richfield MN), Method for controlling electroless magnetic plating.
  44. Iyer Ravi ; Vasilyeva Irina, Method for depositing a tungsten layer on silicon.
  45. Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
  46. Ehrsam Robert ; Raymond John L., Method for electroless nickel plating of metal substrates.
  47. Dubin Valery ; Ting Chiu, Method for fabricating copper-aluminum metallization.
  48. Bengston Jon E. (Newington CT) Larson Gary B. (Cheshire CT), Method for fabricating printed circuits.
  49. Cheung Robin ; Lopatin Sergey, Method for filling a dual damascene opening having high aspect ratio to minimize electromigration failure.
  50. Dubin Valery M., Method for filling high aspect ratio openings of an integrated circuit to minimize electromigration failure.
  51. Sambucetti Carlos Juan ; Rubino Judith Marie ; Edelstein Daniel Charles ; Cabral ; Jr. Cyryl ; Walker George Frederick ; Gaudiello John G ; Wildman Horatio Seymour, Method for forming Co-W-P-Au films.
  52. Allen Russell D. ; McFeely F. Read ; Noyan Cevdet I. ; Yurkas John J., Method for improving the morphology of refractory metal thin films.
  53. Chan Lap ; Ng Hou Tee,SGX, Method for planarized interconnect vias using electroless plating and CMP.
  54. Huggins Alan H. ; MacPherson John, Method of customizing integrated circuits by selective secondary deposition of layer interconnect material.
  55. Lopatin Sergey ; Achuthan Krishnashree, Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby formed.
  56. Nogami Takeshi ; Lopatin Sergey ; Joo Young-Chang, Method of forming copper/copper alloy interconnection with reduced electromigration.
  57. Leu, Jihperng; Thomas, Christopher D., Method of making semiconductor device using an interconnect.
  58. Lopatin Sergey ; Nogami Takeshi ; Pramanik Shekhar, Method of metal/polysilicon gate formation in a field effect transistor.
  59. Mallory ; Jr. Glenn O. (Los Angeles CA), Method of preparing substrate surface for electroless plating and products produced thereby.
  60. Test, Howard R., Method to achieve continuous hydrogen saturation in sparingly used electroless nickel plating process.
  61. Doan Trung T. (Boise ID) Tuttle Mark E. (Boise ID), Method to form a low resistant bond pad interconnect.
  62. Uzoh Cyprian Emeka ; Greco Stephen Edward, Method to selectively fill recesses with conductive metal.
  63. Kloiber Allan J. (Marshall Township ; Allegheny County PA) Bubien Gary G. (Center PA) Osmanski Gerald S. (Brighton Township ; Beaver County PA), Modular apparatus and method for surface treatment of parts with liquid baths.
  64. Kaja Suryanarayana (Hopewell Junction NY) Mukherjee Shyama P. (Hopewell Junction NY) O\Sullivan Eugene J. (Upper Nyack NY) Paunovic Milan (Port Washington NY), Palladium sulfate solution for the selective seeding of the metal interconnections on polyimide dielectrics for electrol.
  65. Ting Chiu ; Dubin Valery, Plated copper interconnect structure.
  66. Reynolds H. Vincent, Plating cell with horizontal product load mechanism.
  67. Reynolds H. Vincent, Plating cell with rotary wiper and megasonic transducer.
  68. Uchida Hiroki (Hirakata JPX) Kubo Motonobu (Hirakata JPX) Kiso Masayuki (Hirakata JPX) Hotta Teruyuki (Hirakata JPX) Kamitamari Tohru (Hirakata JPX), Process for electroless plating tin, lead or tin-lead alloy.
  69. Walsh Daniel P. (Peabody MA), Process for forming polyimide-metal laminates.
  70. Kobayashi Takayuki (Yokohama JPX) Tamamura Ryo (Yokohama JPX), Process for preparing nickel layer.
  71. Paunovic Milan ; Jahnes Christopher, Production of electroless Co(P) with designed coercivity.
  72. Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
  73. Chao-Kun Hu ; Robert Rosenberg ; Judith Marie Rubino ; Carlos Juan Sambucetti ; Anthony Kendall Stamper, Reduced electromigration and stressed induced migration of Cu wires by surface coating.
  74. Zhao Bin (Austin TX) Vasudev Prahalad K. (Austin TX) Dubin Valery M. (Cupertino CA) Shacham-Diamand Yosef (Ithaca NY) Ting Chiu H. (Saratoga CA), Selective electroless copper deposited interconnect plugs for ULSI applications.
  75. Calabrese Gary S. (North Andover MA) Calvert Jeffrey M. (Burke VA) Chen Mu-San (Ellicott MD) Dressick Walter J. (Fort Washington MD) Dulcey Charles S. (Washington DC) Georger ; Jr. Jacque H. (Holden , Selective metallization process.
  76. Lopatin Sergey D. ; Pramanick Shekhar ; Brown Dirk, Semiconductor metalization barrier.
  77. DuRose Arthur H. (Pinellas Park FL), Two-step preplate system for polymeric surfaces.
  78. Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.

이 특허를 인용한 특허 (27)

  1. Weiner, Kurt H.; Chiang, Tony P.; Francis, Aaron; Schmidt, John, Advanced mixing system for integrated tool having site-isolated reactors.
  2. Lee, Wei Ti; Hassan, Mohd Fadzli Anwar; Guo, Ted; Yu, Sang-Ho, Aluminum contact integration on cobalt silicide junction.
  3. Ivanov, Igor C., Barrier layer configurations and methods for processing microelectronic topographies having barrier layers.
  4. Weidman, Timothy W.; Wijekoon, Kapila P.; Zhu, Zhize; Gelatos, Avgerinos V. (Jerry); Khandelwal, Amit; Shanmugasundram, Arulkumar; Yang, Michael X.; Mei, Fang; Moghadam, Farhad K., Contact metallization scheme using a barrier layer over a silicide layer.
  5. Yang, Chih-Chao; Gignac, Lynne M.; Hu, Chao-Kun; Mittal, Surbhi, Discontinuous/non-uniform metal cap structure and process for interconnect integration.
  6. Yang, Chih-Chao; Gignac, Lynne M.; Hu, Chao-Kun; Mittal, Surbhi, Discontinuous/non-uniform metal cap structure and process for interconnect integration.
  7. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  8. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  9. Lazovsky, David E.; Malhotra, Sandra G.; Boussie, Thomas R., Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region.
  10. Lazovsky, David E.; Malhotra, Sandra G.; Boussie, Thomas R., Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region.
  11. Lazovsky,David E.; Malhotra,Sandra G.; Boussie,Thomas R., Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region.
  12. Brigante,Jeffrey Alan; He,Zhong Xiang; Waterhouse,Barbara Ann; White,Eric Jeffrey, Low cost bonding pad and method of fabricating same.
  13. Gambino, Jeffrey P.; Gill, Jason P.; Smith, Sean; Wynne, Jean E., Low leakage metal-containing cap process using oxidation.
  14. Gambino, Jeffrey P.; Gill, Jason P.; Smith, Sean; Wynne, Jean E., Low leakage metal-containing cap process using oxidation.
  15. Lopatin,Sergey; Shanmugasundram,Arulkumar; Lubomirsky,Dmitry; Pancham,Ian A., Method for forming CoWRe alloys by electroless deposition.
  16. Ivanov, Igor C.; Zhang, Weiguo; Kolics, Artur, Method for strengthening adhesion between dielectric layers formed adjacent to metal layers.
  17. Pal,Rathindra N.; Berlin,Kingsley R., Method of reliably electroless-plating integrated circuit die.
  18. Ivanov, Igor C.; Zhang, Weiguo, Methods and systems for processing a microelectronic topography.
  19. Chiang, Tony P.; Lazovsky, David E.; Boussie, Thomas R.; Gorer, Alexander, Methods for discretized processing of regions of a substrate.
  20. Lazovsky,David E.; Chiang,Tony P.; Keshavarz,Majid, Molecular self-assembly in substrate processing.
  21. Lubomirsky, Dmitry; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Kovarsky, Nicolay Y.; Wijekoon, Kapila, Process for electroless copper deposition.
  22. Kahlon, Satbir; Lowe, Jeffrey Chih-Hou; Ma, Frank C.; Mariserla, Sandeep; Sculac, Robert Anthony, Processing and cleaning substrates.
  23. Chiang, Tony P.; Lazovsky, David E.; Malhotra, Sandra G., Processing substrates using site-isolated processing.
  24. Lopatin,Sergey D.; Shanmugasundrum,Arulkumar; Shacham Diamand,Yosef, Silver under-layers for electroless cobalt alloys.
  25. Fresco, Zachary; Lang, Chi-I; Malhotra, Sandra G.; Chiang, Tony P.; Boussie, Thomas R.; Kumar, Nitin; Tong, Jinhong; Duong, Anh, Substrate processing including a masking layer.
  26. Weiner, Kurt H.; Chiang, Tony P.; Pinto, Gustavo A., System and method for increasing productivity of combinatorial screening.
  27. Chiang, Tony P.; Lazovsky, David E.; Boussie, Thomas R.; McWaid, Thomas H.; Gorer, Alexander, Systems for discretized processing of regions of a substrate.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로