A hermetically sealed wafer scale package for micro-electrical-mechanical systems devices. The package consists of a substrate wafer which contains a microstructure and a cap wafer which contains other circuitry and electrical connectors to connect to external applications. The wafers are bonded tog
A hermetically sealed wafer scale package for micro-electrical-mechanical systems devices. The package consists of a substrate wafer which contains a microstructure and a cap wafer which contains other circuitry and electrical connectors to connect to external applications. The wafers are bonded together, and the microstructure sealed, with a sealant, which in the preferred embodiment is frit glass. The wafers are electrically connected by a wire bond, which is protected by an overmold. Electrical connectors are applied to the cap wafer, which are electrically linked to the outputs and inputs of the microstructure. The final package is small, easy to manufacture and test, and more cost efficient than current hermetically sealed microstructure packages.
대표청구항▼
1. A process for manufacturing microstructure packages, comprising steps of:hermetically sealing a plurality of microstructures on a substrate, each microstructure being hermetically sealed within an individual cavity that is not completely filled during the sealing process, thereby allowing movemen
1. A process for manufacturing microstructure packages, comprising steps of:hermetically sealing a plurality of microstructures on a substrate, each microstructure being hermetically sealed within an individual cavity that is not completely filled during the sealing process, thereby allowing movement of the microstructure within the cavity;providing electrical connections to the individual microstructures;disposing a protective dielectric substance over the electrical connections while the substrate is intact; anddividing the substrate having the microstructures sealed thereon into sections so as to form individual microstructure assemblies. 2. The process of claim 1, wherein the step of providing electrical connections comprises electrically connecting each microstructure to circuitry on or in an upper portion of the seal for that microstructure. 3. The process of claim 2, wherein the step of electrically connecting comprises:electrically connecting each microstructure to corresponding circuitry on or in the substrate; andelectrically connecting the corresponding circuitry on or in the substrate for each microstructure to the circuitry on or in the upper portion of the seal for that microstructure. 4. The process of claim 3, wherein the step of electrically connecting further comprises using wire bonds to electrically connect the circuitry on or in the substrate for each microstructure to the circuitry on or in the upper portion of the seal for that microstructure. 5. The process of claim 4, wherein the step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold over the wire bonds. 6. The process of claim 1, wherein the step of hermetically sealing comprises:surrounding each microstructure with a coolable material;attaching a cap to the coolable material surrounding each microstructure; andallowing the coolable material to cool thereby forming hermetically sealed cavities containing the microstructures. 7. The process of claim 6, wherein the coolable material comprises flit glass. 8. The process of claim 6, wherein the cap comprises a wafer that has circuitry fabricated thereon at the time the step of attaching the cap to the coolable material is performed. 9. The process of claim 6, wherein the cap comprises a wafer with an attached flex circuit. 10. The process of claim 1, wherein the step of dividing comprises using a wafer saw to separate-the microstructure assemblies. 11. The process of claim 1, wherein the step of providing electrical connections comprises using wire bonds to electrically connect circuitry on or in the substrate to circuitry on or in upper portions of the seals of the microstructures. 12. The process of claim 1, wherein the step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold between the microstructure cavities. 13. The process of claim 1, wherein the step of providing electrical connections is performed after the step of hermetically sealing the plurality of microstructures has been performed. 14. The process of claim 1, wherein the plurality of microstructures comprises MEMS devices. 15. The process of claim 1, wherein the step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold over the electrical connections. 16. The process of claim 1, wherein:the step of hermetically sealing comprises using a single wafer cap to simultaneously hermetically seal the plurality of microstructures on the substrate; andthe process further comprises a step of removing portions of the single wafer cap while the substrate is intact to provide access to areas thereunder. 17. The process of claim 16, wherein the step of hermetically sealing further comprises attaching the wafer cap to glass surrounding the plurality of microstructures. 18. The process of claim 1, wherein:the step of hermetically sealing comprises attaching a wafer cap to gla ss surrounding each microstructure. 19. A process for manufacturing wafer-scale microstructure packages, comprising steps of:hermetically sealing a plurality of microstructures on a substrate while the substrate is intact, each microstructure being hermetically sealed within a cavity that is not completely filled during the sealing process, thereby allowing movement of the microstructure within the cavity;separating the substrate having the microstructures sealed thereon into sections so as to form individual microstructure packages; andbefore separating the substrate to form the individual microstructure packages, securing electrically conductive leads to each of the packages, the leads being configured and arranged to directly contact circuitry on a circuit board and to electrically connect the microstructure in the package to that circuitry. 20. The process of claim 19, wherein the step of hermetically sealing comprises sealing the microstructures within the cavities so that the microstructures are free to move within the cavities. 21. The process of claim 19, wherein the plurality of microstructures comprises MEMS devices. 22. The process of claim 19, wherein:the step of hermetically sealing comprises using a single wafer cap to simultaneously hermetically seal the plurality of microstructures on the substrate; andthe process further comprises a step of removing portions of the single wafer cap while the substrate is intact to provide access to areas thereunder. 23. The process of claim 22, wherein the step of hermetically sealing further comprises attaching the wafer cap to glass surrounding the plurality of microstructures. 24. The process of claim 19, wherein:the step of hermetically sealing comprises attaching a wafer cap to glass surrounding each microstructure. 25. A microstructure package manufactured according to a process, the process comprising steps of:hermetically sealing a plurality of microstructures on a substrate, each microstructure being hermetically sealed within an individual cavity that is not completely filled during the sealing step, thereby allowing the microstructure to move within the cavity;providing electrical connections to the individual microstructures;disposing a protective dielectric substance over the electrical connections while the substrate is intact; anddividing the substrate having the microstructures sealed thereon into sections so as to form individual microstructure assemblies. 26. The microstructure package manufactured according to the process of claim 25, wherein the process step of providing electrical connections comprises electrically connecting each microstructure to circuitry on or in an upper portion of the seal for that microstructure. 27. The microstructure package manufactured according to the process of claim 26, wherein the step of electrically connecting comprises:electrically connecting each microstructure to corresponding circuitry on or in the substrate; andelectrically connecting the corresponding circuitry on or in the substrate for each microstructure to the circuitry on or in the upper portion of the seal for that microstructure. 28. The microstructure package manufactured according to the process of claim 27, wherein the step of electrically connecting further comprises using wire bonds to electrically connect the circuitry on or in the substrate for each microstructure to the circuitry on or in the upper portion of the seal for that microstructure. 29. The microstructure package manufactured according to the process of claim 28, wherein the step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold over the wire bonds. 30. The microstructure package manufactured according to the process of claim 25, wherein the process step of hermetically sealing comprises:surrounding each microstructure with a coolable material;attaching a cap to the coolable material surrounding each microstructure; andallowing th e coolable material to cool thereby forming hermetically sealed cavities containing the microstructures. 31. The microstructure package manufactured according to the process of claim 30, wherein the cap comprises a wafer that has circuitry fabricated thereon at the time the step of attaching the cap to the coolable material is performed. 32. The microstructure package manufactured according to the process of claim 30, wherein the cap comprises a wafer with an attached flex circuit. 33. The microstructure package manufactured according to the process of claim wherein the coolable material comprises frit glass. 34. The microstructure package manufactured according to the process of claim 25, wherein the process step of dividing comprises using a wafer saw to separate the microstructure assemblies. 35. The microstructure package manufactured according to the process of claim 25, wherein the process step of providing electrical connections comprises using wire bonds to electrically connect circuitry on or in the substrate to circuitry on or in upper portions of the seals of the microstructures. 36. The microstructure package manufactured according to the process of claim 25, wherein the process step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold between the microstructure cavities. 37. The microstructure package manufactured according to the process of claim 25, wherein the step providing electrical connections is performed after the step of hermetically sealing the plurality of microstructures. 38. The microstructure package manufactured according to the process of claim 25, wherein the plurality of microstructures comprises MEMS devices. 39. The microstructure package manufactured according to the process of claim 25, wherein the step of disposing the protective dielectric substance over the electrical connections comprises disposing an overmold over the electrical connections. 40. The microstructure package manufactured according to the process of claim 25, wherein:the process step of hermetically sealing comprises using a single wafer cap to simultaneously hermetically seal the plurality of microstructures on the substrate; andthe process further comprises a step of removing portions of the single wafer cap while the substrate is intact to provide access to areas thereunder. 41. The microstructure package manufactured according to the process of claim 40, wherein the process step of hermetically sealing further comprises attaching the wafer cap to glass surrounding the plurality of microstructures. 42. The microstructure package manufactured according to the process of claim therein the process step of hermetically sealing comprises attaching a wafer cap to glass surrounding each microstructure. 43. A microstructure package manufactured according to a process, the process comprising the following steps:hermetically sealing a plurality of microstructures on a substrate while the substrate is intact, each microstructure being hermetically sealed within a cavity that is not completely filled during the sealing process, thereby allowing the microstructure to move within the cavity;separating the substrate having the microstructures sealed thereon into sections so as to form individual microstructure packages; andbefore separating the substrate to form the individual microstructure packages, securing electrically conductive leads to each of the packages, the leads being configured and arranged to directly contact circuitry on a circuit board and to electrically connect the microstructure in the package to that circuitry. 44. The microstructure package manufactured according to the process of claim 43, wherein the plurality of microstructures comprises MEMS devices. 45. The microstructure package manufactured according to the process of claim 43, wherein:the process step of hermetically sealing comprises using a single wafer cap to simultaneously hermetically seal the plurality of microstructures on the substrate; andthe process further comprises a step of removing portions of the single wafer cap while the substrate is intact to provide access to areas thereunder. 46. The micro structure package manufactured according to the process of claim 45, wherein the process step of hermetically sealing further comprises attaching the wafer cap to glass surrounding the plurality of microstructures. 47. The microstructure package manufactured according to the process of claim 43, wherein the step of hermetically sealing comprises attaching a wafer cap to glass surrounding each microstructure. 48. A process for manufacturing MEMS device packages, comprising steps of:hermetically sealing a plurality of MEMS devices on a substrate, each MEMS device being hermetically sealed within an individual cavity;providing electrical connections to the individual MEMS devices;disposing a protective dielectric substance over the electrical connections while the substrate is intact; anddividing the substrate having the MEMS devices hermetically sealed thereon into sections so as to form individual MEMS device assemblies. 49. A process for manufacturing MEMS device packages, comprising steps of:hermetically sealing a plurality of MEMS devices on a substrate while the substrate is intact;separating the substrate having the MEMS devices hermetically sealed thereon into sections so as to form individual MEMS device packages; andbefore separating the substrate to form the individual microstructure packages, securing electrically conductive leads to each of the packages, the leads being configured and arranged to directly contact circuitry on a circuit board and to electrically connect the microstructure in the package to that circuitry.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (19)
Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
Dudderar Thomas Dixon ; Han Byung Joon,KRX ; Raju Venkataram Reddy ; Shevchuk George John, Method of packaging fragile devices with a gel medium confined by a rim member.
David J. Monk ; Song Woon Kim KR; Kyujin Jung KR; Bishnu Gogoi ; Gordon Bitko ; Bill McDonald ; Theresa A. Maudie ; Dave Mahadevan, Micro electro-mechanical system sensor with selective encapsulation and method therefor.
Oliver,Steven D.; Kirby,Kyle K.; Hiatt,William M., Methods for forming interconnects in vias and microelectronic workpieces including such interconnects.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby,Kyle K.; Akram,Salman; Hembree,David R.; Rigg,Sidney B.; Farnworth,Warren M.; Hiatt,William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby,Kyle K.; Akram,Salman; Hembree,David R.; Rigg,Sidney B.; Farnworth,Warren M.; Hiatt,William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Farnworth,Warren M.; Rigg,Sidney B.; Hiatt,William M.; Kirby,Kyle K.; Benson,Peter A.; Wark,James M.; Wood,Alan G.; Hembree,David R.; Akram,Salman; Watkins,Charles M., Microelectronic imagers and methods of packaging microelectronic imagers.
Farnworth,Warren M.; Rigg,Sidney B.; Hiatt,William M.; Kirby,Kyle K.; Benson,Peter A.; Wark,James M.; Wood,Alan G.; Hembree,David R.; Akram,Salman; Watkins,Charles M., Microelectronic imagers and methods of packaging microelectronic imagers.
Farnworth, Warren M.; Rigg, Sidney B.; Hiatt, William Mark; Wood, Alan G.; Benson, Peter A.; Wark, James M.; Hembree, David R.; Kirby, Kyle K.; Watkins, Charles M.; Akram, Salman, Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers.
Farnworth,Warren M.; Rigg,Sidney B.; Hiatt,William Mark; Wood,Alan G.; Benson,Peter A.; Wark,James M.; Hembree,David R.; Kirby,Kyle K.; Watkins,Charles M.; Akram,Salman, Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers.
Farnworth,Warren M.; Rigg,Sidney B.; Hiatt,William Mark; Wood,Alan G.; Benson,Peter A.; Wark,James M.; Hembree,David R.; Kirby,Kyle K.; Watkins,Charles M.; Akram,Salman, Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers.
Farnworth,Warren M.; Rigg,Sidney B.; Hiatt,William Mark; Wood,Alan G.; Benson,Peter A.; Wark,James M.; Hembree,David R.; Kirby,Kyle K.; Watkins,Charles M.; Akram,Salman, Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers.
Oliver, Steven D.; Wark, James M.; Kirby, Kyle K., Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers.
Oliver,Steven D.; Wark,James M.; Kirby,Kyle K., Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers.
Boettiger, Ulrich C.; Li, Jin; Oliver, Steven D., Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers.
Boettiger,Ulrich C.; Li,Jin; Oliver,Steven D., Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers.
Boettiger,Ulrich C.; Li,Jin; Oliver,Steven D., Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers.
Hall,Frank L.; Reeder,William J.; Street,Bret K.; Derderian,James M., Microelectronic imaging units and methods of manufacturing microelectronic imaging units.
Akram, Salman; Watkins, Charles M.; Kirby, Kyle K.; Wood, Alan G.; Hiatt, William M., Packaged microelectronic imagers and methods of packaging microelectronic imagers.
Akram, Salman; Watkins, Charles M.; Kirby, Kyle K.; Wood, Alan G.; Hiatt, William M., Packaged microelectronic imagers and methods of packaging microelectronic imagers.
Akram,Salman; Watkins,Charles M.; Kirby,Kyle K.; Wood,Alan G.; Hiatt,William M., Packaged microelectronic imagers and methods of packaging microelectronic imagers.
Farnworth, Warren M.; Wood, Alan G.; Wark, James M.; Hembree, David R.; Lake, Rickie C., Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers.
Farnworth,Warren M.; Wood,Alan G.; Wark,James M.; Hembree,David R.; Lake,Rickie C., Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers.
Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
Akram, Salman; Watkins, Charles M.; Hiatt, William M.; Hembree, David R.; Wark, James M.; Farnworth, Warren M.; Tuttle, Mark E.; Rigg, Sidney B.; Oliver, Steven D.; Kirby, Kyle K.; Wood, Alan G.; Velicky, Lu, Through-wafer interconnects for photoimager and memory wafers.
Akram, Salman; Benson, Peter A.; Farnworth, Warren M.; Hiatt, William M., Wafer-level packaged microelectronic imagers having interconnects formed through terminals.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.