Data transfer controller and electronic device
원문보기
IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0582287
(1999-10-26)
|
우선권정보 |
JP-0321489 (1998-10-27) |
국제출원번호 |
PCT/JP99/05904
(2000-09-08)
|
§371/§102 date |
20000908
(20000908)
|
국제공개번호 |
WO00/25217
(2000-05-04)
|
발명자
/ 주소 |
- Kamihara, Yoshiyuki
- Ishida, Takuya
- Wada, Fumitoshi
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 |
피인용 횟수 :
8 인용 특허 :
2 |
초록
▼
The objective is to provide a data transfer control device and electronic equipment that are capable of reducing processing overheads, thus enabling high-speed data transfer within a compact hardware configuration. During IEEE 1394 data transfer, a packet assembly circuit (280) reads a header and da
The objective is to provide a data transfer control device and electronic equipment that are capable of reducing processing overheads, thus enabling high-speed data transfer within a compact hardware configuration. During IEEE 1394 data transfer, a packet assembly circuit (280) reads a header and data for a packet from header and data areas in a RAM (80) and links them together. The period of time during which a header CRC is created is used to obtain a data pointer. Whether a header or data is being read is determined by tcode, and the header pointer or data pointer incremented accordingly. A header is created while data is being fetched from the data area. Data is fetched to one channel which a packet is being transmitted from another channel within a divided send packet area. A linkage pointer is used to sequentially read a packet from another channel. An ACK code from the transfer destination is written back to the channel that sent the corresponding packet. Packets can be sent in series by rewriting a basic header to sequentially create headers until a number-of-repeats reaches zero.
대표청구항
▼
1. A data transfer control device for transferring data among a plurality of nodes that are connected to a bus, said data transfer control device comprising:a management circuit which manages an interface with a random accessible storage memory so that control information of a packet is written by a
1. A data transfer control device for transferring data among a plurality of nodes that are connected to a bus, said data transfer control device comprising:a management circuit which manages an interface with a random accessible storage memory so that control information of a packet is written by a first upper layer into a control information area of said random accessible storage memory and data of said packet corresponding to said control information is written by a second upper layer into a data area different from said control information area of said random accessible storage memory said randomly accessible storage memory being divided into said control information area and said data area; a packet assembly circuit which reads control information of said packet from said control information area and reads data of said packet corresponding to said control information from said data area; and a link circuit which provides a service for transferring said read-out packet to each of nodes. 2. The data transfer control device as defined in claim 1,wherein said packet assembly circuit obtains a data pointer indicating an address of data that is to be read from said data area, from control information that has been read from said control information area, and uses the obtained data pointer to read data from said data area. 3. The data transfer control device as defined in claim 2,wherein said packet assembly circuit updates a control information pointer indicating an address of control information to be read from said control information area when it is determined based on packet format identification information included in said control information of said packet that said control information of said packet is read, and updates a data pointer indicating an address of data that is to be read from said data area when it is determined based on said packet format identification information that said data of said packet is read. 4. The data transfer control device as defined in claim 2, further comprising:control information creation section which creates control information and writes said control information to said control information area, during processing for fetching data to said data area; and transmission start section which instructs means for instructing a start of transmission of a packet, on condition that both data fetch processing and control information write processing have been completed. 5. The data transfer control device as defined in claim 2,wherein said packet assembly circuit utilizes a period of time during which said link circuit creating error-checking information for said control information of said packet, to obtain a data pointer from control information. 6. The data transfer control device as defined in claim 5,wherein said packet assembly circuit updates a control information pointer indicating an address of control information to be read from said control information area when it is determined based on packet format identification information included in said control information of said packet that said control information of said packet is read, and updates a data pointer indicating an address of data that is to be read from said data area when it is determined based on said packet format identification information that said data of said packet is read. 7. The data transfer control device as defined in claim 5, further comprising:control information creation section which creates control information and writes said control information to said control information area, during processing for fetching data to said data area; and transmission start section which instructs a start of transmission of a packet, on condition that both data fetch processing and control information write processing have been completed. 8. The data transfer control device as defined in claim 1,wherein said packet assembly circuit updates a control information pointer indicating an address of control information to be read from said control information area when it is determined based on packet format identification information included in said control information of said packet that said control information of said packet is read, and updates a data pointer indicating an address of data that is to be read from said data area when it is determined based on said packet format identification information that said data of said packet is read. 9. The data transfer control device as defined in claim 8, further comprising:control information creation section which creates control information and writes said control information to said control information area, during processing for fetching data to said data area; and transmission start section which instructs a start of transmission of a packet, on condition that both data fetch processing and control information write processing have been completed. 10. The data transfer control device as defined in claim 1, further comprising:control information creation section which creates control information and writes said control information to said control information area, during processing for fetching data to said data area; and transmission start section which instructs a start of transmission of a packet, on condition that both data fetch processing and control information write processing have been completed. 11. The data transfer control device as defined in claim 1, said data transfer control device further comprising:a first bus connected to a next-stage application; a second bus for controlling said data transfer control device; a third bus connected electrically to a physical-layer device; a fourth bus connected electrically to said storage memory; and an arbitration circuit which performs arbitration for establishing a data path between any one of said first, second, and third buses and said fourth bus. 12. The data transfer control device as defined in claim 1,wherein data transfer is performed in accordance with the IEEE 1394 standard. 13. Electronic equipment comprising: a data transfer control device as defined in claim 1;a device for performing given processing on data that has been received from another node via said data transfer control device and said bus; and a device for outputting or storing data that has been subjected to said processing. 14. Electronic equipment comprising: a data transfer control device as defined in claim 1;a device for performing given processing on data that is to be sent to another node via said data transfer control device and said bus; and a device for fetching data to be subjected to said processing. 15. The data transfer control device as defined in claim 1, further comprising a first-in first-out memory that is provided between said random accessible storage memory and said link circuit, and stores said packet read by said packet assembly circuit.
이 특허에 인용된 특허 (2)
-
Baker Richard T. ; Pipho Randall E., Method and system for assigning a direct memory access priority in a packetized data communications interface device.
-
Lo Burton B. ; Pan Anthony L. ; Cheng Pauline, Method for efficient data transfers between domains of differing data formats.
이 특허를 인용한 특허 (8)
-
Rothwell, Anton C.; Dennis, William R.; Jagger, Luke D., Embedded anti-virus scanner for a network adapter.
-
Rothwell, Anton C.; Dennis, William R.; Jagger, Luke D., Embedded anti-virus scanner for a network adapter.
-
Kurihara, Kuniaki, Information processing apparatus and method, recording medium, and program.
-
Numata, Tetsuo, Information processing device, information processing method, computer readable medium, and computer data signal embodied in a carrier wave.
-
Kruse, Geoffrey A., Infusion pump system with disposable cartridge having pressure venting and pressure feedback.
-
Jagger, Luke D.; Rothwell, Anton C.; Dennis, William R., Network adapter firewall system and method.
-
Jagger, Luke D.; Rothwell, Anton C.; Dennis, William R., Network adapter firewall system and method.
-
Nakagawa, Masayuki; Takamoto, Akio, Update data transmission method, computer program for practicing the method, host device and firmware writing system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.