$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Placement template and method for placing optical dies 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-031/0203
출원번호 US-0943068 (2001-08-29)
발명자 / 주소
  • Heckman, James Kent
  • Shermer, Stephen Gregory
출원인 / 주소
  • Amkor Technology, Inc.
대리인 / 주소
    Weiss, Moy &
인용정보 피인용 횟수 : 5  인용 특허 : 63

초록

A placement template and method for placing optical dies provides an alternative to large-die implementation for microelectromechanical systems (MEMS). Multiple dies are aligned by a template mounted on the substrate. Apertures in the template receive the dies and protrusions at the edges of the ape

대표청구항

1. An optical integrated circuit, comprising:a substrate; a plurality of dies; and an etched metal template layer attached to a top of the substrate for aligning the dies by contacting the dies during placement of the dies on the template layer and the substrate, the template layer having a pluralit

이 특허에 인용된 특허 (63)

  1. Bridges Mark E. (Spencerport NY), Adjustable mount for image sensor.
  2. Yamanaka Hideo,JPX, Air-packed CCD images package and a mold for manufacturing thereof.
  3. Isaacs Phillip D. (Rochester MN) Kidd Thomas D. (Stewartville MN) Redfield Bradley H. (Pine Island MN) Stone Jeffrey L. (Rochester MN), Alignment apparatus and method for placing modules on a circuit board.
  4. Allis Robert F. (Rochester NY 4) Kingsley William (Rochester NY) Allis Robert F. (Rochester NY 4), Alignment system for scanning arrays.
  5. Juskey Frank J. (Coral Springs FL) Hendricks Douglas W. (Boca Raton FL), Anchoring method for flow formed integrated circuit covers.
  6. Kagebeck Tor (Linkoping SEX), Apparatus for connecting an image sensor and an optical unit to a circuit board so that they are properly aligned.
  7. Jackson Sydney (Hayfield EN) Shepherd Alan Arthur (Bramhall EN), Apparatus for mounting semiconductor devices.
  8. Kajihara Takehiro (Komaki JPX) Maekawa Koichiro (Ichinomiya JPX) Ohashi Toshio (Komaki JPX), Ceramic lid for sealing semiconductor element and method of manufacturing the same.
  9. Ohashi Toshio (Komaki JPX) Wakayama Masaki (Kasugai JPX), Ceramic package for memory semiconductor.
  10. Yamanaka Hideo (Kanagawa JPX), Charge-coupled device image sensor.
  11. Matsumoto Hiroshi (Kokubu JPX) Inokuchi Hiroaki (Kokubu JPX), Container package for semiconductor element.
  12. Shrauger, Vernon, Critically aligned optical MEMS dies for large packaged substrate arrays and method of manufacture.
  13. Okuaki Hiroshi (Tokyo JPX), EPROM device.
  14. Glenn Thomas P., Electromagnetic interference shield driver and method.
  15. Alcoe David James ; Anderson Steven Wayne ; Guo Yifan ; Johnson Eric Arthur, Electronic package with strain relief means and method of making.
  16. Moden Walter L. ; Jacobson John O., Encapsulant dam standoff for shell-enclosed die assemblies.
  17. Wensel Richard W., Encapsulated integrated circuit packaging.
  18. McKee Richard C. (Glenwood MD) Baumler Sandra L. (Crownsville MD) Schimert Thomas R. (Grand Prarie TX), Eutectic bond and method of gold/titanium eutectic bonding of cadmium telluride to sapphire.
  19. Rottner Bruce E. (Rochester NY) Nugent Alan R. (East Pembroke NY) Dawson Deborah M. (Rochester NY) Scott ; Jr. William B. (Bergen NY), Film gate apparatus for a virtual contact color film scanner.
  20. North Stephen Palmer ; Rottner Bruce E., Film scanner mount assembly for a solid state sensor.
  21. Beaman Bryan A. ; Gerstenberger Julie K. ; Orlicki David M., Imager package substrate.
  22. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package.
  23. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  24. Suresh Ramalingam ; Nagesh Vodrahalli ; Michael J. Costello ; Mun Leong Loke ; Ravi V. Mahajan, Integrated circuit package having a substrate vent hole.
  25. Cole Herbert Stanley ; Rose James Wilson ; Wojnarowski Robert John ; Eichelberger Charles William, Integrated circuit test structure and test process.
  26. Toshihiko Ouchi JP, Integrated optoelectronic device, and integrated circuit device.
  27. Bindra Perminder S. (South Salem NY) Havens Ross D. (Endicott NY) Markovich Voya R. (Endwell NY) Molla Jaynal A. (Endicott NY), Interconnection method and structure for organic circuit boards.
  28. Yamanaka Hideo,JPX, Manufacturing method for semiconductor unit.
  29. Smith John Stephen ; Yeh Hsi-Jen J., Method and apparatus for fabricating self-assembling microstructures.
  30. Murayama Kei,JPX ; Higashi Mitsutoshi,JPX, Method for mounting semiconductor chip onto circuit board.
  31. Furui Seiji (Tokyo JPX) Maniwa Ryo (Tokyo JPX) Ishido Kiminori (Tokyo JPX) Okada Keisuke (Tokyo JPX), Method for producing multilayer printed wiring boards.
  32. Onogi Tsuyoshi (Odawara JPX) Ueoka Tetsuya (Odawara JPX) Suzuki Nobuo (Fujisawa JPX) Oohara Yoshihito (Odawara JPX) Onozuka Toshiaki (Odawara JPX), Method of adjusting position of solid-state scanning element and mounting same.
  33. Dunaway Thomas J. (St. Louis Park MN) Spielberger Richard K. (Maple Grove MN) Dicks Lori A. (New Hope MN), Method of die bonding semiconductor chip by using removable frame.
  34. Glenn Thomas P. ; Hollaway Roy D.,PAX ; Panczak Anthony E., Method of making an integrated circuit package.
  35. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  36. Katayama Shigeru (Ichihara JPX) Tominaga Kaoru (Ichihara JPX) Suetsugu Toshio (Ichihara JPX) Matsumoto Kazumi (Ichihara JPX), Method of removing flash from a semiconductor leadframe using coated leadframe and solvent.
  37. Chun Heung Sup (Seoul KRX), Mold and method for manufacturing a package for a semiconductor chip and the package manufactured thereby.
  38. Ichikawa Seiji,JPX ; Hirokawa Tomoaki,JPX ; Kimura Tomoaki,JPX ; Tanaka Junichi,JPX ; Sato Taku,JPX ; Murata Satoshi,JPX ; Kubota Tsutomu,JPX ; Ogihara Takeo,JPX ; Uchida Kenji,JPX, Mold package for sealing a chip.
  39. Glenn Thomas P. ; Webster Steven, Molded window array for image sensor packages.
  40. Glenn Thomas P., Mounting for a semiconductor integrated circuit device.
  41. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  42. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  43. Glenn Thomas P., Optical sensor array mounting and alignment.
  44. Vongfuangfoo Sutee ; Bacher Brent ; Sumagaysay Felipe, PBGA stiffener package.
  45. Akram Salman ; Wark James M., Packaged die on PCB with heat sink encapsulant.
  46. Massingill Thomas J. (Scotts Valley CA) Loh William M. (Sunnyvale CA), Photo-definable template for semiconductor chip alignment.
  47. Yamanaka Hideo,JPX, Photonic device and process for fabricating the same.
  48. Glenn Thomas P., Plastic package for an optical integrated circuit device and method of making.
  49. Hiraiwa Katsuro (Kawasaki JPX), Process for sealing a semiconductor device.
  50. Murakami Gen (Machida JPX) Gappa Takeshi (Ohme JPX), Semiconductor device and a method of producing the same.
  51. Tsuji Kazuto (Kawasaki JPX) Yoneda Yoshiyuki (Kawasaki JPX) Sakoda Hideharu (Kawasaki JPX) Sono Michio (Kawasaki JPX) Yamaguchi Ichiro (Kawasaki JPX) Hamano Toshio (Kawasaki JPX) Kubota Yoshihiro (Ka, Semiconductor device and lead frame therefore.
  52. Karpman Maurice S. (Austin TX), Semiconductor device having a low temperature UV-cured epoxy seal.
  53. Kuraishi Fumio,JPX ; Yumoto Kazuhito,JPX ; Hayashi Mamoru,JPX, Semiconductor device having tab tape lead frame with reinforced outer leads.
  54. Ohkubo Soichiro (Hyogo JPX) Yasuhara Masaharu (Hyogo JPX) Ohtsuka Akira (Hyogo JPX), Semiconductor device package having improved sealing at the aluminum nitride substrate/low melting point glass interface.
  55. Kishita Yoshihiro (Kawaguchi JPX), Semiconductor device with insulating resin layer and substrate having low sheet resistance.
  56. Quan Son Ky ; Coffman Samuel L. ; Reid Bruce ; Nelson Keith E. ; Hagen Deborah A., Semiconductor package and method thereof.
  57. You Joong Ha,KRX, Semiconductor package with transparent window and fabrication method thereof.
  58. Lin Paul T. (Austin TX), Shielded liquid encapsulated semiconductor device and method for making the same.
  59. Shinbori Kenichi (Yokohama JPX) Ishikawa Kazuo (Yokohama JPX), Solid-state imaging device assembly.
  60. Chapnik Philip (Newton MA), Spatially multiplexed image display system.
  61. Andrevski Zygmunt M. (Princeton Township ; Mercer County NJ), Television camera with solid-state imagers mounted to a prism.
  62. Liberty James (Hollis NH) Jones Peter (Londonderry NH), Thermally conductive electrical assembly.
  63. Clover George R. (London GB2), Transparency viewers.

이 특허를 인용한 특허 (5)

  1. Lin, Charles W. C.; Wang, Chia Chung, Hybrid wiring board with built-in stopper, interposer and build-up circuitry.
  2. Lin, Charles W. C.; Wang, Chia-Chung, Interconnect substrate with embedded semiconductor device and built-in stopper and method of making the same.
  3. Wang, Wei Lun; Chin, Yi-Min; Lu, Mei-Ju; Zhang, Jia-Hao, Optical fiber structure, optical communication apparatus and manufacturing process for manufacturing the same.
  4. Chin, Yi-Min; Chang, Yung-Shun; Lu, Mei-Ju; Zhang, Jia-Hao; Hung, Wen-Chi, Semiconductor device packages.
  5. Lin, Charles W. C.; Wang, Chia-Chung, Thermally enhanced interconnect substrate with embedded semiconductor device and built-in stopper and method of making the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로