[특허]SOI chip with mesa isolation and recess resistant regions

SOI chip with mesa isolation and recess resistant regions 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H01L-021/76
출원번호	US-0435286 (2003-05-09)
발명자 / 주소	Yeo, Yee-Chia Chen, Hao-Yu Tsao, Hsun-Chih Yang, Fu-Liang Hu, Chenming
출원인 / 주소	Taiwan Semiconductor Manufacturing Company
대리인 / 주소	Slater &
인용정보	피인용 횟수 : 0 인용 특허 : 28

초록 ▼

A semiconductor-on-insulator structure includes a substrate and a buried insulator layer overlying the substrate. A plurality of semiconductor islands overlie the buried insulator layer. The semiconductor islands are isolated from one another by trenches. A plurality of recess resistant regions over

대표청구항 ▼

1. A method of forming a semiconductor-on-insulator device, the method comprising:providing a plurality of semiconductor islands overlying portions of an insulator layer; forming recess-resistant regions in portions of the insulator layer not covered by the semiconductor islands such that at least a portion of each semiconductor island does not overlie any recess resistant region; and forming devices on the semiconductor islands. 2. The method of claim 1 wherein providing a plurality of semiconductor islands comprises:providing a semiconductor structure comprising the semiconductor layer overlying the insulator layer, said insulator layer overlying a substrate; forming a mask on the semiconductor layer; and etching the semiconductor layer in a pattern aligned with the mask to form the semiconductor islands. 3. The method of claim 2 and further comprising, after the step of forming recess-resistant regions:providing trench filling material in regions between the semiconductor islands; removing the mask; and removing the trench filling material. 4. The method of claim 3 wherein the trench filling material comprises silicon oxide.5. The method of claim 3 wherein the mask is formed from a material selected from the group consisting of oxide, nitride, oxynitride, and combinations thereof.6. The method of claim 5 wherein the mask is formed from silicon nitride.7. The method of claim 2 wherein the mask is formed from a photoresist.8. The method of claim 1 wherein forming recess-resistant regions comprises a nitridation process using a nitrogen or nitrogen-containing ambient.9. The method of claim 1 wherein forming recess-resistant regions comprises an ion implantation process using a nitrogen or nitrogen-containing ions.10. The method of claim 9 wherein the ion implantation process employs an implant energy in the range of about 10 eV to about 100 keV.11. The method of claim 9 wherein the ion implantation process employs an implant energy in the range of about 10 eV to about 10 keV.12. The method of claim 9 and further comprising annealing the device at a temperature between about 700 and about 1100 degrees Celsius after the ion implantation process.13. The method of claim 1 wherein the semiconductor islands comprise silicon.14. The method of claim 13 wherein the semiconductor islands comprise strained silicon.15. The method of claim 1 the semiconductor islands contain silicon and germanium.16. The method of claim 1 wherein the recess-resistant region comprises a dielectric that has an etch rate of less than 10 angstroms per minute in a wet cleaning solution.17. The method of claim 1 the recess-resistant region comprises silicon oxynitride.18. The method of claim 1 wherein the recess-resistant region has a thickness between about 10 angstroms and about 200 angstroms.19. The method of claim 1 wherein the substrate comprises a silicon substrate.20. The method of claim 1 wherein forming recess-resistant regions comprises depositing a recess-resistant layer over portions of the insulator layer not covered by the semiconductor islands.21. The method of claim 20 wherein depositing a recess-resistant layer comprises depositing a silicon nitride layer.22. The method of claim 20 and further comprising etching a portion of the insulator layer not covered by the semiconductor islands prior to depositing a recess-resistant layer.23. The method of claim 20 and further comprising removing portions of the recess-resistant layer such that a portion of the recess-resistant layer remains along a sidewall of each of the semiconductor islands.24. A method of forming a silicon on insulator device, the method comprising:providing a semiconductor structure comprising a semiconductor layer overlying an insulating layer, said insulating layer overlying a substrate; forming a patterned mask over the semiconductor layer; removing portions of the semiconductor layer not protected by the mask; forming recess-resistant regions within the insulating layer in regions where the semiconductor layer was removed; removing the mask; and forming at least one transistor in a remaining portion of the semiconductor layer. 25. The method of claim 24 and further comprising, prior to removing the mask, forming trench filling material regions over the insulating layer where the semiconductor layer was removed.26. The method of claim 25 wherein the mask is formed from a nitrogen-containing material.27. The method of claim 26 wherein the recess-resistant regions are formed from a nitrogen-containing material.28. The method of claim 24 wherein the mask comprises a photoresist.29. The method of claim 24 wherein the insulating layer comprises an oxide layer and wherein forming the recess-resistant regions comprises nitridizing the insulating layer.30. The method of claim 24 wherein the insulating layer comprises an oxide layer and wherein forming the recess-resistant regions comprises implanting nitrogen ions into the insulating layer.

이 특허에 인용된 특허 (28)

Fitzgerald Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
상세보기
Tien-Hsi Lee TW, Manufacturing method of a thin film on a substrate.
상세보기
Rajgopal Rajan,INX ; Taylor Kelly J. ; Seha Thomas R. ; Joyner Keith A., Mesa isolation Refill Process for Silicon on Insulator Technology Using Flowage Oxides as the Refill Material.
상세보기
Miyazawa Yoshihiro,JPX ; Ohkubo Yasunori,JPX, Method and apparatus for wafer bonding.
상세보기
Orin Wayne Holland ; Darrell Keith Thomas ; Richard Bayne Gregory ; Syd Robert Wilson ; Thomas Allen Wetteroth, Method for transfer of thin-film of silicon carbide via implantation and wafer bonding.
상세보기
Shunpei Yamazaki JP; Hisashi Ohtani JP, Method of fabricating a high reliable SOI substrate.
상세보기
Divakaruni, Ramachandra; Mandelman, Jack A., Method of fabricating a patterened SOI embedded DRAM/eDRAM having a vertical device cell and device formed thereby.
상세보기
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
상세보기
Goesele Ulrich M. (3008 Eubanks Rd. Durham NC 27707) Lehmann Volker E. (Zweitorstr. 91 D-406 Viersen 1 DEX), Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning.
상세보기
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
상세보기
Kern Rim, Method to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formation.
상세보기
Hsu Sheng T. (Camas WA), Nitridation of SIMOX buried oxide.
상세보기
Pinker Ronald D. (Peekskill NY) Merchant Steven L. (Yorktown Heights NY) Arnold ; Emil (Chappaqua NY), Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning.
상세보기
Alexander Yuri Usenko, Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate.
상세보기
Bruel Michel,FRX ; Poumeyrol Thierry,FRX, Process for the production of a structure having a thin semiconductor film on a substrate.
상세보기
Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
상세보기
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
상세보기
Nakamura Kazuyo,JPX, SOI semiconductor device with low concentration of electric field around the mesa type silicon.
상세보기
Sarma Kalluri R. (Mesa AZ) Liu Michael S. (Bloomington MN), SOI substrate fabrication.
상세보기
Tsutomu Tezuka JP, Semiconductor device and method of manufacturing the same.
상세보기
Suzuki Megumi (Toyota JPX) Tsuruta Kazuhiro (Toyoake JPX) Asai Akiyoshi (Aichi-gun JPX), Semiconductor device having an SOI structure of mesa isolation type and manufacturing method therefor.
상세보기
Hause Fred N. ; Dawson Robert ; May Charles E. ; Gardner Mark I. ; Chang Kuang-Yeh, Semiconductor trench isolation process resulting in a silicon mesa having enhanced mechanical and electrical properties.
상세보기
Qi Xiang, Semiconductor-on-insulator device with nitrided buried oxide and method of fabricating.
상세보기
Helmut Puchner, Silicon carbide CMOS channel.
상세보기
Ipri ; Alfred C., Silicon resistive device for integrated circuits.
상세보기
Bliss David F. ; Demczyk Brian G. ; Bailey John, Silicon-germanium bulk alloy growth by liquid encapsulated zone melting.
상세보기
Henley Francois J. ; Cheung Nathan W., Silicon-on-silicon wafer bonding process using a thin film blister-separation method.
상세보기
Hommei Takao (Hitachinaka JPX) Takuma Yutaka (Tokyo JPX) Takeshima Hirotaka (Ryugasaki JPX) Takeuchi Hiroyuki (Kashiwa JPX) Miyamoto Yoshiyuki (Abiko JPX) Fukutomi Kiyoshi (Tokyo JPX) Kawano Hajime (, Superconducting magnet apparatus using superconducting multilayer composite member, method of magnetizing the same and m.
상세보기

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

SOI chip with mesa isolation and recess resistant regions 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (28)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

SOI chip with mesa isolation and recess resistant regions 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (28)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트