$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for measuring transistor leakage current with a ring oscillator with backbias controls 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-031/02
출원번호 US-0672793 (2003-09-26)
발명자 / 주소
  • Suzuki, Shingo
출원인 / 주소
  • Transmeta Corporation
대리인 / 주소
    Wagner Murabito &
인용정보 피인용 횟수 : 64  인용 특허 : 8

초록

A circuit and method thereof for measuring leakage current are described. The circuit includes a pre-charge device subject to a first backbias voltage and a leakage test device subject to a second backbias voltage. The leakage test device is coupled to the pre-charge device. The leakage test device

대표청구항

1. A circuit for measuring leakage current, said circuit comprising:a pre-charge device subject to a first backbias voltage; a leakage test device subject to a second backbias voltage, said leakage test device coupled to said pre-charge device, said leakage test device biased to an off state; a diff

이 특허에 인용된 특허 (8)

  1. Gillette Garry C., Circuit arrangement for measuring leakage current utilizing a differential integrating capacitor.
  2. Malaviya Shashi D. (Hopewell Junction NY) Morris Daniel P. (Purchase NY), Current attenuator useful in a very low leakage current measuring device.
  3. Nakashima Teruya (Kanagawa JPX) Umeyama Takehiko (Hyogo JPX), Current control circuit of ring oscillator.
  4. Wang, Chien-Jung; Wang, Shih-Liang; Cheng, Chao-Hao, Method and apparatus for stress testing integrated circuits using an adjustable AC hot carrier injection source.
  5. Itoh Nobuhiko (Tenri JPX) Ihara Makoto (Sakurai JPX), Ring oscillator having a variable oscillating frequency.
  6. Steven P. Koch ; Donald L. Wheater ; Larry Wissel, Single pin performance screen ring oscillator with frequency division.
  7. Deal, Gregory K.; Milowicki, David S.; Limson, Chris E., System and method of determining ring oscillator speed.
  8. Shigeki Furuya JP; Koji Oka JP, Voltage detecting circuit for a power system.

이 특허를 인용한 특허 (64)

  1. Bennett,George J., Adjusting on-time for a discontinuous switching voltage regulator.
  2. Bennett,George J., Adjusting power consumption of digital circuitry relative to critical path circuit having the largest propagation delay error.
  3. Kupferman, Hanan, Adjusting voltage delivered to disk drive circuitry based on a selected zone.
  4. Pitkethly, Scott; Masleid, Robert Paul, Advanced repeater utilizing signal distribution delay.
  5. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  6. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  7. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  8. Masleid, Robert Paul; Dholabhai, Vatsal, Circuit with enhanced mode and normal mode.
  9. Masleid, Robert Paul; Kowalczyk, Andre, Circuits and methods for detecting and assisting wire transitions.
  10. Masleid, Robert, Circuits, systems and methods relating to a dynamic dual domino ring oscillator.
  11. Masleid,Robert P., Circuits, systems and methods relating to dynamic ring oscillators.
  12. Bollapalli, Kalyana; Raja, Tezaswi, Clock generation circuit that tracks critical path across process, voltage and temperature variation.
  13. Bollapalli, Kalyana; Raja, Tezaswi, Clock generation circuit that tracks critical path across process, voltage and temperature variation.
  14. Felix, Stephen; Bond, Jeffery; Raja, Tezaswi; Bollapalli, Kalyana; Mehta, Vikram, Closed loop dynamic voltage and frequency scaling.
  15. Koniaris, Kleanthes G.; Burr, James B., Closed loop feedback control of integrated circuits.
  16. Koniaris, Kleanthes G.; Burr, James B., Closed loop feedback control of integrated circuits.
  17. Masleid, Robert Paul, Column select multiplexer circuit for a domino random access memory array.
  18. Masleid,Robert P., Column select multiplexer circuit for a domino random access memory array.
  19. Masleid, Robert Paul, Configurable delay chain with stacked inverter delay elements.
  20. Masleid, Robert Paul, Configurable tapered delay chain with multiple sizes of delay elements.
  21. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  22. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  23. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  24. Ferris, Timothy A., Data storage device comprising dual mode independent/parallel voltage regulators.
  25. Masleid, Robert P, Dynamic ring oscillators.
  26. Chen, Tien-Min, Feedback-controlled body-bias voltage source.
  27. Koniaris, Kleanthes G.; Burr, James B., Frequency specific closed loop feedback control of integrated circuits.
  28. Koniaris, Kleanthes G.; Burr, James B., Frequency specific closed loop feedback control of integrated circuits.
  29. Koniaris, Kleanthes G.; Burr, James B., Frequency specific closed loop feedback control of integrated circuits.
  30. Koniaris, Kleanthes G.; Burr, James B., Frequency specific closed loop feedback control of integrated circuits.
  31. Koniaris,Kleanthes G.; Burr,James B., Frequency specific closed loop feedback control of integrated circuits.
  32. Koniaris,Kleanthes G.; Burr,James B., Frequency specific closed loop feedback control of integrated circuits.
  33. Solhusvik, Johannes; Skaug, Steffen, Imaging systems with verification circuitry for monitoring standby leakage current levels.
  34. Pant, Sanjay; Raja, Tezaswi; Charnas, Andy, Integrated voltage regulator with in-built process, temperature and aging compensation.
  35. Pant, Sanjay; Raja, Tezaswi; Charnas, Andy, Integrated voltage regulator with in-built process, temperature and aging compensation.
  36. Masleid, Robert P, Inverting zipper repeater circuit.
  37. Masleid, Robert P., Inverting zipper repeater circuit.
  38. Masleid, Robert Paul, Inverting zipper repeater circuit.
  39. Fujii, Kiyonaga; Ogawa, Yasushige, Leak current detection circuit, body bias control circuit, semiconductor device, and semiconductor device testing method.
  40. Masleid, Robert, Leakage efficient anti-glitch filter.
  41. Masleid, Robert Paul; Stoiber, Steven T., Method and system for a tiling bias design to facilitate efficient design rule checking.
  42. Masleid,Robert Paul; Stoiber,Steven T., Method and system for tiling a bias design to facilitate efficient design rule checking.
  43. Freeman, Gregory G.; Koswatta, Siyuranga; McLaughlin, Paul S.; Poindexter, Daniel J.; Scott, J. Campbell; Taylor, Scott; Uhlmann, Gregory; Warnock, James D., On-chip sensor for monitoring active circuits on integrated circuit (IC) chips.
  44. Bennett, George J., Oscillator comprising foldover detection.
  45. Masleid, Robert Paul, Power efficient multiplexer.
  46. Masleid, Robert Paul, Power efficient multiplexer.
  47. Masleid, Robert Paul, Power efficient multiplexer.
  48. Masleid, Robert Paul, Power efficient multiplexer.
  49. Masleid, Robert Paul; Dholabhai, Vatsal; Klingner, Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
  50. Masleid, Robert Paul; Dholabhai, Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
  51. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  52. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  53. Masleid, Robert Paul; Sousa, Jose; Kottapalli, Venkata, Scannable dynamic circuit latch.
  54. Masleid, Robert P.; Burr, James B., Stacked inverter delay chain.
  55. Swarna, Madhu; Raja, Tezaswi, Supply-voltage control for device power management.
  56. Bennett,George J., Switching voltage regulator comprising a cycle comparator for dynamic voltage scaling.
  57. Bennett, George J.; Vasquez, Steven R., Switching voltage regulator employing current pre-adjust based on power mode.
  58. Suzuki, Shingo, System and method for measuring negative bias thermal instability with a ring oscillator.
  59. Suzuki, Shingo, System and method for measuring negative bias thermal instability with a ring oscillator.
  60. Suzuki,Shingo, System and method for measuring negative bias thermal instability with a ring oscillator.
  61. Suzuki,Shingo, System and method for measuring time dependent dielectric breakdown with a ring oscillator.
  62. Suzuki,Shingo; Burr,James, System and method for measuring transistor leakage current with a ring oscillator.
  63. Pitkethly, Scott; Masleid, Robert P., Triple latch flip flop system and method.
  64. Pitkethly,Scott; Masleid,Robert P., Triple latch flip flop system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로