Semiconductor wafer, semiconductor chip, and manufacturing method of semiconductor device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G11C-007/00
출원번호
US-0764539
(2004-01-27)
우선권정보
JP-0218234 (2000-07-19)
발명자
/ 주소
Saitoh, Yoshikazu
Morita, Sadayuki
Sonoda, Takahiro
출원인 / 주소
Renesas Technology Corp.
Hitachi ULSI Systems Co., Ltd.
대리인 / 주소
Antonelli, Terry, Stout &
인용정보
피인용 횟수 :
5인용 특허 :
11
초록▼
By using a small number of needles and contact terminals at burn-in, electric contact check is performed between each needle and each terminal provided in each semiconductor chip, and thereby the yield of assembled products can be improved. A packaging structure in which, for example, a volatile mem
By using a small number of needles and contact terminals at burn-in, electric contact check is performed between each needle and each terminal provided in each semiconductor chip, and thereby the yield of assembled products can be improved. A packaging structure in which, for example, a volatile memory chip and a nonvolatile memory chip are formed is assembled in accordance with a production scheme in which burn-in of each memory chip is performed while still under the state of a semiconductor wafer, and by forming the packaged structure using the good volatile memory chip subjected to burn-in and likewise, also, the nonvolatile memory chip. At this burn-in, contact check is performed by bringing a needle, provided in a burn-in board, into contact with, for example, six test-only signal terminals of a test circuit formed on each semiconductor chip.
대표청구항▼
1. A method of manufacturing a semiconductor device, comprising:producing a first semiconductor wafer including first semiconductor chips; producing a second semiconductor wafer including second semiconductor chips; performing burn-in of the first and the second semiconductor wafer; cutting the firs
1. A method of manufacturing a semiconductor device, comprising:producing a first semiconductor wafer including first semiconductor chips; producing a second semiconductor wafer including second semiconductor chips; performing burn-in of the first and the second semiconductor wafer; cutting the first and second semiconductor wafers to produce a batch of first semiconductor chips and a batch of second semiconductor chips, respectively, and assembling one of the first semiconductor chips and one of the second semiconductor chips to produce the semiconductor device, wherein assembling includes a process of forming a stacked arrangement of one or more of the first semiconductor chips and one or more of the second semiconductor chips on a substrate to produce the semiconductor device and providing prescribed electrical connections therebetween. 2. The method of manufacturing a semiconductor device according to claim 1,wherein performance of the burn-in comprises: performing a contact check for judging electric connection/non-connection between each needle connected to a test apparatus and each terminal provided in each of the first and second semiconductor chips of the first and second semiconductor wafers, and wherein each of the first semiconductor chips includes a volatile memory and each of the second chips involves a nonvolatile memory. 3. The method of manufacturing a semiconductor device according to claim 1,wherein performance of the burn-in comprises: performing a contact check for judging electric connection/non-connection between each needle connected to a test apparatus and each terminal provided in each of the first and second semiconductor chips of the first and second semiconductor wafers, and wherein the substrate is a wiring substrate. 4. A method of manufacturing a semiconductor device, comprising:producing a first semiconductor wafer including first semiconductor chips; producing a second semiconductor wafer including second semiconductor chips; performing burn-in of the first and the second semiconductor wafer; cutting the first and second semiconductor wafers to produce a batch of first semiconductor chips and a batch of second semiconductor chips, respectively, and assembling one of the first semiconductor chips and one of the second semiconductor chips to produce the semiconductor device, wherein assembling includes a process of forming a stacked arrangement of one or more of the first semiconductor chips and one or more of the second semiconductor chips on a substrate to produce the semiconductor device and providing prescribed electrical connections therebetween, and wherein the substrate is a wiring substrate. 5. The method of manufacturing a semiconductor device according to claim 4,wherein performance of the bum-in comprises: performing a contact check for judging electric connection/non-connection between each needle connected to a test apparatus and each terminal provided in each of the first and second semiconductor chips of the first and second semiconductor wafers, and wherein each of the first semiconductor chips includes a volatile memory and each of the second chips involves a nonvolatile memory. 6. A method of manufacturing a semiconductor, comprising:producing a first semiconductor wafer including first semiconductor chips; producing a second semiconductor wafer including second semiconductor chips; performing burn-in of the first and the second semiconductor wafer; cutting the first and second semiconductor wafers to produce a batch of first semiconductor chips and a batch of second semiconductor chips, respectively, and assembling one of the first semiconductor chips and one of the second semiconductor chips to produce the semiconductor device, wherein assembling includes a process of forming a stacked arrangement of one or more of the first semiconductor chips and one or more of the second semiconductor chips on a substrate to produce the semiconductor device and providing prescribed electrical connections therebetween, and wherein each of the first semiconductor chips includes a volatile memory and each of the second chips includes a nonvolatile memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (11)
Russell Robert J. (South Boston MA), Automatic test equipment test probe contact isolation detection apparatus and method.
Snook Matthew L. (Loveland CO) McDermid John E. (Loveland CO) Nicolay William J. (Loveland CO), Connection verification between circuit board and circuit tester.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.