$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/40
  • H01L-021/94
출원번호 US-0816177 (2001-03-26)
우선권정보 JP-0086383 (2000-03-27)
발명자 / 주소
  • Hatano, Masaaki
  • Usui, Takamasa
출원인 / 주소
  • Kabushiki Kaisha Toshiba
대리인 / 주소
    Finnegan, Henderson, Farabow, Garrett &
인용정보 피인용 횟수 : 7  인용 특허 : 22

초록

There is provided a semiconductor device comprising a Cu film provided above a main surface of a semiconductor substrate and used as a wiring, an intermediate layer formed at least on the Cu film, and an Al film formed on the intermediate layer and used as a pad, wherein the intermediate layer compr

대표청구항

1. A semiconductor device comprising:a Cu film provided above a main surface of a semiconductor substrate and used as a wiring; an intermediate layer formed at least on the Cu film, the intermediate layer comprising a TaN film formed on the Cu film and a Ta film formed on the TaN film; an Al film fo

이 특허에 인용된 특허 (22)

  1. Mei Sheng Zhou SG; Sangki Hong SG; Simon Chooi SG, Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects.
  2. Breedis John F. (Trumbull CT) Fister Julius C. (Hamden CT), Copper alloys for suppressing growth of Cu-Al intermetallic compounds.
  3. Takeshi Nogami ; Susan H. Chen, Cu-A1 combined interconnect system.
  4. Besser Paul R. ; Iacoponi John A. ; Alvis Roger, Deposition of a conductor in a via hole or trench.
  5. Galloway Terry R., Extended bond pads with a plurality of perforations.
  6. Kloen Hendrik K.,NLX ; Huiskamp Lodewijk P.,NLX, Integrated circuit device.
  7. Li Jian ; Mu Xiao-Chun ; Balakrishnan Sridhar, Method and an apparatus for forming an under bump metallization structure.
  8. Lin Yih-Shung (Plano TX) Liou Fu-Tai (Carrollton TX), Method for forming an aluminum contact through an insulating layer.
  9. Joo Young-Chang ; Brown Dirk ; Chan Simon S., Method for forming conformal barrier layers.
  10. Jun Young Kwon,KRX, Method for forming interconnection of a semiconductor device.
  11. Liu Chung-Shi,TWX ; Yu Chen-Hua,TWX, Method for making metal plug contacts and metal lines in an insulating layer by chemical/mechanical polishing that reduces polishing-induced damage.
  12. Ramsey Thomas H. (Rowlett TX) Alfaro Rafael C. (Carrollton TX), Method for obtaining metallurgical stability in integrated circuit conductive bonds.
  13. Chen Sheng-Hsiung,TWX, Method of improving copper pad adhesion.
  14. Sheng-Hsiung Chen TW; Fan Keng Yang TW, Method of improving pad metal adhesion.
  15. Costrini Gregory ; Goldblatt Ronald Dean ; Heidenreich ; III John Edward ; McDevitt Thomas Leddy, Method/structure for creating aluminum wirebound pad on copper BEOL.
  16. Valery Dubin, Methods for making interconnects and diffusion barriers in integrated circuits.
  17. Chen, Sheng-Hsiung; Chen, Shun Long; Lin, Hungtse, Modified pad for copper/low-k.
  18. Edelstein Daniel Charles ; McGahay Vincent ; Nye ; III Henry A. ; Ottey Brian George Reid ; Price William H., Robust interconnect structure.
  19. Homma, Soichi; Miyata, Masahiro; Ezawa, Hirokazu; Yoshioka, Junichiro; Inoue, Hiroaki; Tokuoka, Tsuyoshi, Semiconductor element and fabricating method thereof.
  20. Lopatin Sergey D. ; Iacoponi John A., Semiconductor metalization barrier and manufacturing method therefor.
  21. Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
  22. Ding Peijun ; Chiang Tony Ping-Chen, Tantalum-containing barrier layers for copper.

이 특허를 인용한 특허 (7)

  1. Ito, Hiroyasu, Integration type semiconductor device and method for manufacturing the same.
  2. Ito,Hiroyasu, Integration type semiconductor device and method for manufacturing the same.
  3. Xiao, De Yuan; Chen, Guo Qing, Method and system for forming conductive bumping with copper interconnection.
  4. Xiao, De Yuan; Chen, Guo Qing, Method and system for forming conductive bumping with copper interconnection.
  5. Lee,Geun soo; Bok,Cheol kyu; Moon,Seung chan; Shin,Ki soo; Lee,Won wook, Organic anti-reflective coating polymer, its preparation method and organic anti-reflective coating composition comprising the same.
  6. Archer, III, Vance D.; Ayukawa, Michael C.; Bachman, Mark A.; Chesire, Daniel P.; Kang, Seung H.; Kook, Taeho; Merchant, Sailesh M.; Steiner, Kurt G., Routing under bond pad for the replacement of an interconnect layer.
  7. Oda, Noriaki, Semiconductor device with bonding pad support structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로