$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Method and system for accelerating coupling of digital signals

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G11C-007/00   
미국특허분류(USC) 365/203; 365/189.01; 365/204; 365/189.05; 365/230.06
출원번호 US-0830888 (2004-04-22)
§371/§102 date 20030801 (20030801)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Dorsey &
인용정보 피인용 횟수 : 0  인용 특허 : 35
초록

A system and method for coupling read data signals and write data signals through I/O lines of a memory array. Precharge circuits precharge alternating signal lines to high and low precharge voltages. An accelerate high circuit coupled to each of the I/O lines that has been precharged low detects an increase in the voltage of the I/O line above the precharge low voltage. The accelerate high circuit then drives the I/O line toward a high voltage, such as VCC. Similarly, an accelerate low circuit coupled to each of the I/O lines that has been precharged hi...

대표
청구항

1. A signal accelerator system for accelerating the coupling of a digital signal through a signal line, the system comprising:a precharge low circuit coupled to the signal line, the precharge low circuit being operable to precharge the signal line to a precharge low voltage when the precharge low circuit is enabled; and an accelerate high circuit coupled to the signal line, the accelerate high circuit being operable to drive the signal line toward a predetermined high voltage responsive to detecting that the voltage of the signal line is greater than a p...

이 특허에 인용된 특허 (35)

  1. Chen Johnny C. ; Kasa Yasushi,JPX ; Pham Trung S.. Acceleration voltage implementation for a high density flash memory device. USP2001106297993.
  2. Reeves Earl C.. Apparatus and method for enhancing data transfer to or from a SDRAM system. USP2001056226755.
  3. Jang Hyun-Soon (Seoul KRX) Lee Seung-Hun (Suwon KRX). Bit line sensing circuit of a semiconductor memory device. USP1997075646899.
  4. Kurihara, Kazuhiro; Yachareni, Santosh K.. Decoder apparatus and methods for pre-charging bit lines. USP2003026525969.
  5. Jacquet, Fran.cedilla.ois; Vautrin, Florent. Dram cell reading method and device. USP2003026515930.
  6. Junichi Okamura JP; Tohru Furuyama JP. Dynamic random access memory. USP2002046381186.
  7. Okamura Junichi (Yokohama JPX) Furuyama Tohru (Tokyo JPX). Dynamic random access memory. USP1994025287312.
  8. Tsuchida Kenji (Kawasaki JPX) Oowaki Yukihito (Yokohama JPX) Takashima Daisaburo (Kawasaki JPX). Dynamic random access memory with enhanced sense-amplifier circuit. USP1993065222038.
  9. Tsuchida Kenji,JPX. Dynamic semiconductor memory device having a precharge circuit using low power consumption. USP1998095815451.
  10. Benedix, Alexander; Duregger, Reinhard; Hermann, Robert; Barth, Roland. Dynamic semiconductor memory with refresh and method for operating such a memory. USP2003076590824.
  11. Matsuo Ryuichi (Hyogo JPX) Yamamoto Makoto (Hyogo JPX). Fast accessible non-volatile semiconductor memory device. USP1997075646885.
  12. Harrand Michel,FRX ; Ferrant Richard,FRX. Fast structure dram. USP2001046215706.
  13. Tanaka, Yousuke; Katayama, Masahiro; Yokoyama, Yuji; Akasaki, Hiroshi; Miyaoka, Shuichi; Kobayashi, Toru. High speed clock synchronous semiconductor memory in which the column address strobe signal is varied in accordance with a clock signal. USP2003056570800.
  14. Blodgett, Greg A.. High speed signal path and method. USP2003046552953.
  15. Leung Wingyu ; Tang Jui-Pin. High-speed read-write circuitry for semi-conductor memory. USP2001116324110.
  16. Chang Kuen-Long,TWX ; Hung Chun-Hsiung,TWX ; Chen Ken-Hui,TWX ; Lee I-Long,TWX ; Liu Yin-Shang,TWX ; Wan Ray-Lin. Memory cell sense amplifier. USP2001046219290.
  17. Kirsch, Howard C.. Method and system for accelerating coupling of digital signals. USP2004056738301.
  18. Kai Yasukazu,JPX. Precharge control signal generating circuit. USP2001056233188.
  19. Komatsu Takahiro (Hyogo JPX) Yamasaki Hiroyuki (Hyogo JPX) Dosaka Katsumi (Hyogo JPX) Tobita Yoichi (Hyogo JPX). Random access memory with reduced access time in reading operation and operating method thereof. USP1991014984206.
  20. Ferrant Richard. Reading method and circuit for dynamic memory. USP2000016018486.
  21. Nishizawa Jun-ichi (Sendai JPX). Semiconductor device having high-speed operation and integrated circuit using same. USP1981054266238.
  22. Furutani Kiyohiro,JPX ; Mitsui Katsuyoshi,JPX. Semiconductor integrated circuit capable of rapidly rewriting data into memory cells. USP2001026195298.
  23. Yamauchi Tatsumi,JPX ; Murabayashi Fumio,JPX. Semiconductor integrated circuit device. USP1999055903503.
  24. Watanabe Takao,JPX ; Kimura Katsutaka,JPX ; Itoh Kiyoo,JPX ; Kawajiri Yoshiki,JPX. Semiconductor integrated circuit device comprising a memory array and a processing circuit. USP2001036205556.
  25. Hiroshi Itou JP; Osamu Kitade JP. Semiconductor integrated circuit with variable bit line precharging voltage. USP2002086434070.
  26. Morishita Fukashi,JPX ; Tomishima Shigeki,JPX ; Arimoto Kazutani,JPX. Semiconductor memory device. USP2000066081443.
  27. Yamada Katsuyuki (Kasugai JPX) Yasuda Tohru (Kasugai JPX). Semiconductor memory device and method for reading data. USP1996045506808.
  28. Atsushi Kawasumi JP. Semiconductor memory device capable of automatically controlling bit-line recovery operation. USP2002046366492.
  29. Kajigaya Kazuhiko,JPX. Semiconductor memory device having an improved wiring and decoder arrangement to decrease wiring delay. USP200008RE36813.
  30. Furutani Kiyohiro (Hyogo JPX) Yamauchi Tadaaki (Hyogo JPX) Aoki Makiko (Hyogo JPX). Semiconductor memory device having equalization signal generating circuit. USP1996015487043.
  31. Yayoi Nakamura JP; Takashi Itou JP. Semiconductor memory device with controllable operation timing of sense amplifier. USP2002116480435.
  32. Higashi Tetsunori,JPX. Semiconductor memory having a restore voltage control circuit. USP2000126157581.
  33. Yasuhiko Taito JP; Akira Yamazaki JP; Fukashi Morishita JP; Nobuyuki Fujii JP; Mako Okamoto JP. Semiconductor memory provided with data-line equalizing circuit. USP2002046373763.
  34. Kato Yoshiharu,JPX ; Nakaya Nobuyoshi,JPX. Semiconductor memory, data read method for semiconductor memory and data storage apparatus. USP2000056061278.
  35. Chan John Y. (Belmont CA). Sense amplifier and sensing methods. USP1983014370737.