Buried conductors within semiconductor devices and structures, and methods for forming such conductors, are disclosed. In one embodiment of the invention, a semiconductor structure includes a substrate and a plurality of conductive elements buried within the substrate. The conductive elements may be
Buried conductors within semiconductor devices and structures, and methods for forming such conductors, are disclosed. In one embodiment of the invention, a semiconductor structure includes a substrate and a plurality of conductive elements buried within the substrate. The conductive elements may be metal, such as tungsten or a tungsten alloy. The invention described in the disclosure provides for advantages including formation of three-dimensional structures without resort to external wiring.
대표청구항▼
1. A method comprising:forming at least one first trench within a semiconductor substrate at a first depth; depositing a first conductive material, which has a melting point high enough to prevent unwanted metallurgical changes during subsequent processing, substantially at the bottom of each first
1. A method comprising:forming at least one first trench within a semiconductor substrate at a first depth; depositing a first conductive material, which has a melting point high enough to prevent unwanted metallurgical changes during subsequent processing, substantially at the bottom of each first trench; forming at least one second trench within the semiconductor substrate at a second depth shallower than the first depth; depositing a second conductive material, which has a melting point high enough to prevent unwanted metallurgical changes during subsequent processing, substantially at the bottom of each second trench; surrounding the first conductive material and the second conductive material with an insulative material to prevent short circuiting between the first conductive material and the second conductive material and to provide electrical insulation between the first and second conductive materials and the semiconductor substrate; and connecting the first conductive material to conductive parts that extend upwardly on opposite sides of the second conductive material beyond the second depth. 2. The method of claim 1, wherein the first conductive material is identical to the second conductive material.3. The method of claim 1, wherein at least one of the first conductive material and the second conductive material comprises one of tungsten and a tungsten alloy.4. The method of claim 1, further comprising between forming at least one first trench and depositing a first conductive material, depositing a seed material to facilitate deposition of the first conductive material.5. The method of claim 4, wherein the seed material comprises titanium.6. The method of claim 4, wherein the seed material is one of an element selected from groups IVB, VB, or VIB of the periodic table.7. The method of claim 1, further comprising between forming at least one second trench and depositing a second conductive material, depositing a seed material to facilitate deposition of the second conductive material.8. The method of claim 7, wherein the seed material comprises titanium.9. The method of claim 7, wherein the seed material is one of an element selected from groups IVB, VB, or VIB of the periodic table.10. The method of claim 1, further comprising between depositing a first conductive material and forming at least one second trench, depositing the insulative material within each first trench over the first conductive material.11. The method of claim 10, wherein the insulative material comprises silicon dioxide.12. The method of claim 1, further comprising after depositing a second conductive material, depositing a further insulative material within each second trench over the second conductive material.13. The method of claim 12, wherein the further insulative material comprises silicon dioxide.14. The method of claim 1, further comprising between forming at least one first trench and depositing a first conductive material, forming the insulating layer at the bottom of and on walls of each first trench.15. The method of claim 14, wherein forming the insulating layer comprises oxidizing the bottom of and the walls of each first trench.16. The method of claim 1, further comprising between forming at least one second trench and depositing a second conductive material, forming a second insulating layer at the bottom of and on walls of each second trench.17. The method of claim 16, wherein forming the second insulating layer comprises oxidizing the bottom of and the walls of each second trench.18. The method of claim 1, wherein at least one of the first conductive material and the second conductive material is deposited by a selective deposition process.19. The method of claim 18, wherein the selective deposition process is selected from the group essentially consisting of chemical vapor deposition and plating.20. The method of claim 1, wherein the semiconductor substrate is part of a wafer having a front side and a back side, and further comprising after depositing a second conductive material, thinning the back side of the wafer to expose at least one of the first conductive material and the second conductive material.21. The method of claim 1, further comprising after depositing a second conductive material, connecting at least one of the first conductive material with at least one of the second conductive material.22. A method comprising:burying first conductive elements within a semiconductor substrate at a first depth; burying second conductive elements within a semiconductor substrate at a second depth less than the first depth; connecting the first conductive elements to conductive parts that extend upwardly on opposite sides of the second conductive elements beyond the second depth; and surrounding the first conductive elements and the second conductive elements to prevent short circuiting and to electrically insulate the first and second conductive elements from the semiconductor substrate. 23. The method of claim 22, wherein the first conductive elements and the second conductive elements each comprise a predetermined material.24. The method of claim 23, wherein the predetermined material has a high melting point that is adapted to prevent unwanted metallurgical changes during subsequent processing.25. The method of claim 22, wherein each of burying first conductive elements and burying second conductive elements comprises:forming at least one trench within a semiconductor substrate, each trench having walls and a bottom; forming an insulating layer at the bottom and on the walls of the trench; depositing a seed material at the bottom of each trench; depositing a conductive material within each trench over the seed material; and, depositing an insulative material within each trench over the conductive material. 26. A method, comprising:forming communication layers in a substrate; forming an active semiconductor layer above the communication layers on the substrate; and wherein forming the communication layers includes: forming at least one first trench within a semiconductor substrate at a first depth; forming a first insulating layer at a bottom and sidewalls of the at least one first trench; depositing a first seed material to facilitate deposition of a first conductive material in the at least one first trench; depositing the first conductive material substantially at the bottom of each first trench; forming at least one second trench within the semiconductor substrate at a second depth shallower than the first depth; forming a second insulating layer at a bottom and sidewalls of the at least one second trench; depositing a second seed material to facilitate deposition of a second conductive material in the at least one second trench; depositing the second conductive material substantially at the bottom of each second trench; forming a third insulating layer on the first conductive material to prevent short circuiting to the second conductive material; electrically insulating the first conductive layer from the semiconductor substrate; and connecting the first conductive material to conductive parts that extend upwardly on opposite sides of the second conductive material beyond the second depth. 27. The method of claim 26, wherein depositing the second conductive material includes forming a fourth insulating layer on the second conductive material.28. The method of claim 27, wherein forming the active semiconductor layer includes forming the active semiconductor layer on the fourth insulating layer.29. The method of claim 28, wherein forming the active semiconductor layer includes forming a P-type epitaxial layer on the fourth insulating layer.30. The method of claim 29, wherein forming the active semiconductor layer includes forming an active circuitry of a semiconductor structure in the P-type epitaxial layer.31. The method of claim 30, wherein forming the active circuitry includes forming a trench capacitor that extends between the second conductive material in two of the at least one second trenches.32. The method of claim 31, wherein forming the trench capacitor includes forming the trench capacitor with at least one first trench on opposite sides of the trench capacitor.33. The method of claim 28, wherein forming the communication layers in the substrate includes thinning the back side of the substrate to expose at least one of the first conductive material and the second conductive material.34. A method for forming a semiconductor structure comprising:forming an active semiconductor layer on a substrate layer; forming a first buried layer buried at a first depth within the substrate and including a plurality of substantially parallel first conductive elements oriented in a first direction and parallel to the active semiconductor layer; forming a second buried layer buried at a second depth within the substrate and including of a plurality of substantially parallel second conductive elements oriented in a second direction orthogonal to the first direction and parallel to the active semiconductor layer, wherein forming the second buried layer includes forming the second depth greater than the first depth; arranging insulating material to separate the first and second conductive elements, wherein forming the first buried layer includes depositing a material with a high melting point that prevents unwanted metallurgical changes when processing the active semiconductor layer; wherein forming the second buried layer includes depositing a material with a high melting point that prevents unwanted metallurgical changes when processing the active semiconductor layer; and connecting the plurality of substantially parallel second conductive elements to conductive parts that extend upwardly on opposite sides of the first buried layer beyond the first depth adjacent outer ones of the plurality of substantially parallel first conductive elements.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (44)
Dingsor Andrew Dwight, Apparatus, method and article of manufacture for carrier frequency compensation in a FM radio receiver.
Beyer Klaus D. (Poughkeepsie NY) Ku San-Mei (Poughkeepsie NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasant Valley NY), Buried air dielectric isolation of silicon islands.
Esquivel Agerico L. (13912 Waterfall Way Dallas TX 75240) Mitchell Allan T. (2913 Green Meadow Garland TX 75042), Buried multilevel interconnect system.
Gonzales Fernando (Boise ID), Dynamic random access memory array having a cross-point layout, tungsten digit lines buried in the substrate, and vertic.
Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
Lee Kyu-Woong (Arlington MA) Durschlag Mark S. (Natick MA) Day John (Lexington MA), Evaporated thick metal and airbridge interconnects and method of manufacture.
Prasad Jayasimha S. (Tigard OR) Park Song W. (Aloha OR) Vetanen William A. (Sherwood OR) Beers Irene G. (Sherwood OR) Haynes Curtis M. (Portland OR), Implant-free heterojunction bioplar transistor integrated circuit process.
Beyer Klaus D. (Poughkeepsie NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasant Valley NY), Isolated films using an air dielectric.
Grader Gideon S. (Haifa NJ ILX) Johnson ; Jr. David W. (Pluckemin NJ) Roy Apurba (Rockwall TX) Thomson ; Jr. John (Spring Lake NJ), Method of making a multilayer monolithic magnet component.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Miura Takao,JPX ; Yamauchi Tunenori,JPX ; Monma Yoshinobu,JPX ; Goto Hiroshi,JPX, Process for manufacturing semiconductor devices separated by an air-bridge.
Buti Taqi N. (Millbrook NY) Hsu Louis L. (Fishkill NY) Joshi Rajiv V. (Yorktown Heights NY) Shepard Joseph F. (Hopewell Junction NY), Semiconductor device and wafer structure having a planar buried interconnect by wafer bonding.
Bertin Claude L. (South Burlington VT) Farrar ; Sr. Paul A. (South Burlington VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT) van der Hoeven Willem B. (Jericho VT) Whi, Three dimensional multichip package methods of fabrication.
Bertin Claude L. (South Burlington) Farrar ; Sr. Paul A. (South Burlington) Kalter Howard L. (Colchester) Kelley ; Jr. Gordon A. (Essex Junction) van der Hoeven Willem B. (Jericho) White Francis R. (, Three-dimensional multichip packages and methods of fabrication.
Nejad, Hasan; Figura, Thomas A.; Haller, Gordon A.; Iyer, Ravi; Meldrim, John Mark; Harnish, Justin, Method of forming a transistor gate of a recessed access device, method of forming a recessed transistor gate and a non-recessed transistor gate, and method of fabricating an integrated circuit.
Ding, Hanyi; Erturk, Mete; Groves, Robert A.; He, Zhong-Xiang; Lindgren, Peter J.; Stamper, Anthony K., Structure and design structure for high-Q value inductor and method of manufacturing the same.
Ding, Hanyi; Erturk, Mete; Groves, Robert A.; He, Zhong-Xiang; Lindgren, Peter J.; Stamper, Anthony K., Structure and design structure for high-Q value inductor and method of manufacturing the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.