Treatment method of film quality for the manufacture of substrates
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/46
H01L-021/11
H01L-021/311
출원번호
US-0710628
(2000-11-08)
발명자
/ 주소
Kang, Sien G.
Malik, Igor J.
출원인 / 주소
Silicon Genesis Corporation
대리인 / 주소
Townsend and Townsend and Crew LLP
인용정보
피인용 횟수 :
59인용 특허 :
41
초록▼
A method of fabricating substrates, e.g., bulk wafers, silicon on insulator wafers, silicon on saphire, optoelectronic substrates. The method includes providing a substrate (e.g., silicon, gallium arsenide, gallium nitride, quartz). The substrate has a film characterized by a non-uniform surface, wh
A method of fabricating substrates, e.g., bulk wafers, silicon on insulator wafers, silicon on saphire, optoelectronic substrates. The method includes providing a substrate (e.g., silicon, gallium arsenide, gallium nitride, quartz). The substrate has a film characterized by a non-uniform surface, which includes a plurality of defects. At least some of the defects are of a size ranging from about 100 Angstroms and greater. The method also includes applying a combination of a deposition species for deposition of a deposition material and an etching species for etching etchable material. The combination of the deposition species and the etching species contact the non-uniform surface in a thermal setting to reduce a level of non-uniformity of the non-uniform surface by filling a portion of the defects to smooth the film of material. The smoothed film of material is substantially free from the defects and is characterized by a surface roughness of a predetermined value.
대표청구항▼
1. A method of fabricating substrates, the method comprising:providing a substrate comprising a film of material characterized by a non-uniform surface, the non-uniform surface including a plurality of defects, at least some of the defects being of a size ranging from about 100 Angstroms and greater
1. A method of fabricating substrates, the method comprising:providing a substrate comprising a film of material characterized by a non-uniform surface, the non-uniform surface including a plurality of defects, at least some of the defects being of a size ranging from about 100 Angstroms and greater; andapplying a combination of a deposition species for deposition of a deposition material and an etching species for etching an etchable material during a portion of time that the non-uniform surface is subjected to the etching, the combination of the deposition species and the etching species contacting the non-uniform surface in a thermal setting to reduce a level of non-uniformity of the non-uniform surface by filling a portion of the defects to smooth the film of material, the film of material being substantially free from the defects and being characterized by a surface roughness of a predetermined value.2. The method of claim 1 wherein said thermal setting increases a temperature of said non-uniform surface to about 1,000 Degrees Celsius and greater.3. The method of claim 2 wherein said temperature increases is about 10 Degrees Celsius per second and greater.4. The method of claim 2 wherein said temperature increases is about 20 Degrees Celsius per second and greater.5. The method of claim 1 wherein said non-uniform surface comprises a plurality of particles therein, the particles comprising a hydrogen bearing species.6. The method of claim 5 wherein said plurality of particles are derived from hydrogen gas during an implantation process.7. The method of claim 1 wherein said predetermined value is less than about two nanometers root mean square.8. The method of claim 1 wherein said predetermined value is less than about 1 nanometers root mean square.9. The method of claim 1 wherein said predetermined value is less than about 0.1 nanometer root mean square.10. The method of claim 1 wherein said etching species comprise a hydrogen bearing compound.11. The method of claim 1 wherein said etching species comprise a halogen bearing compound.12. The method of claim 1 wherein said etching species comprise a fluorine bearing compound.13. The method of claim 12 wherein said fluorine bearing compound is selected from SF6, CF4, NF3, and CCl2F2.14. The method of claim 1 wherein said deposition species comprise a silane bearing gas.15. The method of claim 1 wherein said deposition species comprise a silicon bearing species.16. The method of claim 1 wherein said deposition species comprise a species selected from SiH4, SixClyHz, and SiClx.17. The method of claim 1 wherein the non-uniform surface is a cleaved surface, the cleaved surface being made from a process selected from a controlled cleaving action, a Smart Cut™ process, or an ELTRAN™ process.18. The method of claim 1 wherein the defects are called HF defects.19. The method of claim 1, wherein the substrate is a silicon substrate having a single crystal orientation.20. A method of fabricating substrates, the method comprisingproviding a substrate comprising a film of material with a non-uniform surface, the non-uniform surface including a plurality of defects, at least some of the defects being 100 Angstroms or greater; andapplying simultaneously to the non-uniform surface in a thermal setting a combination of a silicon-containing-deposition species for deposition of a deposition material and a halogen-containing-etching species for etching an etchable material in order to smooth the surface.21. The method of claim 20, wherein the thermal setting is a temperature of about 1,000 degrees Celsius or greater.22. A method of fabricating substrates, the method comprisingproviding a silicon substrate comprising a film of material with a non-uniform surface, the non-uniform surface including a plurality of defects, at least some of the defects being 100 Angstroms or greater, the silicon substrate having a single crystal orientation, the non-uniform surface including particles derived from hydrogen gas during an implantation process; andapplying simultaneously to the non-uniform surface a combination of a silicon-containing-deposition species for deposition of a deposition material and a halogen-containing-etching species for etching an etchable material in order to smooth and reduce a level of non-uniformity of the non-uniform surface, the halogen-containing-etching species including HCl,wherein the combination of the deposition species and the etching species are contacting the non-uniform surface placed in a thermal setting of a temperature of about 1,000 degrees Celsius or greater.23. A method of claim 1 wherein the etching species is gaseous HCl.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (41)
Matsushita Takeshi,JPX ; Morita Etsuo,JPX ; Nakajima Tsuneo,JPX ; Hasegawa Hiroyuki,JPX ; Shingyouji Takayuki,JPX, A SOI substrate fabricating method.
Hirayama Hideo (Yokohama JPX) Ibaraki Nobuki (Kanagawa-ken JPX) Hidaka Koji (Yokohama JPX) Mizouchi Kiyotsugu (Yokohama JPX) Kobayashi Michiya (Yokohama JPX) Ishigami Takashi (Yokohama JPX) Sakai Ryo, Light-shielding film, useable in an LCD, in which fine particles of a metal or semi-metal are dispersed in and throughou.
Ohta Yutaka (Gunma JPX) Nakano Masatake (Gunma JPX) Katayama Masatake (Gunma JPX) Abe Takao (Gunma JPX), Method and apparatus for production of extremely thin SOI film substrate.
Jastrzebski Lubomir L. (Plainsboro NJ) Ipri Alfred C. (Princeton NJ) Kokkas Achilles G. (Plainsboro NJ), Method for fabricating a self-aligned vertical IGFET.
Zhong Lei,JPX ; Shimoi Norihiro,JPX ; Kirino Yoshio,JPX, Method for making a slant-surface silicon wafer having a reconstructed atomic-level stepped surface structure.
Foresi James S. ; Agarwal Anu M. ; Black Marcie R. ; Koker Debra M. ; Kimerling Lionel C., Methods of forming polycrystalline semiconductor waveguides for optoelectronic integrated circuits, and devices formed t.
Scudder Lance (Mountain View CA) Riley Norma (Pleasanton CA), Process for inhibiting slip and microcracking while forming epitaxial layer on semiconductor wafer.
Pinker Ronald D. (Peekskill NY) Merchant Steven L. (Yorktown Heights NY) Arnold ; Emil (Chappaqua NY), Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning.
Menigaux Louis (Bures sur Yvett FRX) Bruno Adrien (Palaiseau FRX), Process for producing a structure integrating a cleaved optical guide with an optical fibre support for a guide-fibre op.
Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
Matsushita Takeshi,JPX ; Kusunoki Misao,JPX ; Tatsumi Takaaki,JPX, Semiconductor substrate and thin film semiconductor device, method of manufacturing the same, and anodizing apparatus.
Benton Janet L. (Warren NJ) Jindal Renuka P. (Berkeley Heights NJ) Xie Ya-Hong (Flemington NJ), Silicon photodiode for monolithic integrated circuits and method for making same.
Dribinsky, Alexander; Kim, Tae Youn; Kelly, Dylan J.; Brindle, Christopher N., Circuit and method for controlling charge injection in radio frequency switches.
Dribinsky, Alexander; Kim, Tae Youn; Kelly, Dylan J.; Brindle, Christopher N., Circuit and method for controlling charge injection in radio frequency switches.
Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Henley, Francois J., Method of cleaving a thin sapphire layer from a bulk material by implanting a plurality of particles and performing a controlled cleaving process.
Reedy, Ronald Eugene; Nobbe, Dan William; Ranta, Tero Tapio; Liss, Cheryl V.; Kovac, David, Methods and apparatuses for use in tuning reactance in a circuit device.
Carroll, Michael; Kerr, Daniel Charles; Iversen, Christian Rye; Mason, Philip; Costa, Julio; Spears, Edward T., Semiconductor radio frequency switch with body contact.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.