Video and graphics system with a video transport processor
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G09G-005/36
H04N-005/445
H04N-007/167
H04N-007/20
H04B-007/216
출원번호
US-0641930
(2000-08-18)
발명자
/ 주소
Valmiki, Ramanujan K.
Bhatia, Sandeep
출원인 / 주소
Broadcom Corporation
대리인 / 주소
Christie, Parker &
인용정보
피인용 횟수 :
70인용 특허 :
270
초록▼
A video and graphics system includes a data transport processor for receiving compressed data streams, a video transport processor for extracting video data, and an audio decode processor for extracting audio data. The data transport processor provides PCRs to the video transport processor and the a
A video and graphics system includes a data transport processor for receiving compressed data streams, a video transport processor for extracting video data, and an audio decode processor for extracting audio data. The data transport processor provides PCRs to the video transport processor and the audio decode processor. The video transport-processor stores the video data in external memory and generates a start code table to index the video data stored the external memory. In the start code table SLICEs of the video data are aligned to a suitable boundary. The compressed data streams may include MPEG Transport streams, and the video data may include SDTV or HDTV data. The video and graphics system may be implemented on an integrated circuit chip.
대표청구항▼
1. A system comprising:a core transport processor for receiving a plurality of compressed data streams;a first satellite transport processor for receiving at least one of the compressed data streams and extracting video data; anda second satellite transport processor for receiving at least one of th
1. A system comprising:a core transport processor for receiving a plurality of compressed data streams;a first satellite transport processor for receiving at least one of the compressed data streams and extracting video data; anda second satellite transport processor for receiving at least one of the compressed data streams and extracting audio data,wherein the core transport processor provides data related to the compressed data streams to at least one of the first satellite transport processor and the second satellite transport processor,wherein the first satellite transport processor stores the video data in a memory block and generates a start code table to index the video data stored in the memory block,wherein the plurality of compressed data streams include at least one MPEG-2 Transport stream, andwherein the video data includes a plurality of SLICEs, and the start code table is used to index the video data, SLICE by SLICE.2. The system of claim 1 wherein the core transport processor, the first satellite transport processor and the second satellite transport processor are integrated on an integrated circuit chip.3. The system of claim 1 wherein the data related to the compressed data streams include clock reference data.4. The system of claim 1 wherein said at least one MPEG-2 Transport stream includes at least one in-band stream and at least one out-of-band stream.5. The system of claim 1 further comprising an MPEG-2 video decoder for reading the video data from the memory block and decoding the video data.6. The system of claim 1 wherein the plurality of SLICEs include a plurality of rows of video data in the memory block, and the start code table is used to index the video data, row by row.7. The system of claim 1 wherein the first satellite transport processor aligns the start of each of the plurality of SLICEs to a suitable boundary in the memory block when storing the video data in the memory block.8. The system of claim 1 wherein the first satellite transport processor processes down to and including a SLICE layer of said at least one MPEG-2 Transport stream.9. The system of claim 1 wherein the video data includes at least one HDTV video.10. A method of processing a plurality of transport streams using a system with multiple transport processors comprising the steps of:receiving a plurality of compressed data streams at a core transport processor;receiving at least one of the plurality of compressed data streams at a first satellite transport processor, and extracting video data;receiving at least one of the plurality of compressed data streams at a second satellite transport processor, and extracting audio data;transferring data related to the compressed data streams from the core transport processor to at least one of the first satellite transport processor and the second satellite transport processor;storing the video data in a memory block; andgenerating a start code table to index the video data stored in the memory block,wherein the step of receiving the plurality of compressed data streams comprises the step of receiving at least one MPEG-2 Transport stream, andwherein the step of reading the video data includes the step of indexing the video data, SLICE by SLICE.11. The method of processing a plurality of transport streams of claim 10 wherein the step of transferring data related to the compressed data streams comprises the step of transferring clock reference data.12. The method of processing a plurality of transport streams of claim 10 wherein the step of receiving at least one MPEG-2 Transport stream comprises the steps of receiving at least one in-band stream and receiving at least one out-of-band stream.13. The method of processing a plurality of transport streams of claim 10 further comprising the steps of reading the video data from the memory block and decoding the video data.14. The method of processing a plurality of transport streams of claim 10 wherein the step of extracting video data comprises the step of extracting at least one HDTV video.15. A method of processing a plurality of transport streams using a system with multiple transport processors comprising the steps of:receiving a plurality of compressed data streams at a core transport processor;receiving at least one of the plurality of compressed data streams at a first satellite transport processor, and extracting video data;receiving at least one of the plurality of compressed data streams at a second satellite transport processor, and extracting audio data;transferring data related to the compressed data streams from the core transport processor to at least one of the first satellite transport processor and the second satellite transport processor;storing the video data in a memory block;generating a start code table to index the video data stored in the memory block;reading the video data from the memory block; anddecoding the video data,wherein the step of receiving the plurality of compressed data streams comprises the step of receiving at least one MPEG-2 Transport stream, andwherein the video data is stored in the memory block as rows, and the step of reading the video data includes the step of indexing the video data, row by row.16. A method of processing a plurality of transport streams using a system with multiple transport processors comprising the steps of:receiving a plurality of compressed data streams at a core transport processor;receiving at least one of the plurality of compressed data streams at a first satellite transport processor, and extracting video data;receiving at least one of the plurality of compressed data streams at a second satellite transport processor, and extracting audio data;transferring data related to the compressed data streams from the core transport processor to at least one of the first satellite transport processor and the second satellite transport processor;storing the video data in a memory block; andgenerating a start code table to index the video data stored in the memory block,wherein the step of storing the video data comprises the step of aligning a start of each of the plurality of SLICEs to a suitable boundary in the memory block.17. A system comprising:a core transport processor for receiving a plurality of compressed data streams;a satellite transport processor for receiving at least one of the compressed data streams and for extracting video data, the video data including a plurality of SLICEs;an MPEG-2 video decoder for decoding the video data to generate decoded video data; anda video compositor for blending the decoded video data with graphics,wherein the satellite transport processor generates a start code table to index the video data and aligns the plurality of SLICEs to a suitable boundary in an external memory.18. The system of claim 17 wherein the core transport processor, the satellite transport processor, the MPEG-2 video decoder and the video compositor are integrated on an integrated circuit chip.19. The system of claim 17 wherein the video data include SDTV video data.20. The system of claim 17 wherein the video data include HDTV video data.21. A video transport processor comprising:an input for receiving an MPEG Transport stream including MPEG video data comprising a plurality of SLICEs;a transport processor for processing headers in the MPEG Transport stream;a start code alignment module for storing the MPEG video data in an external memory, for aligning a start of the plurality of SLICEs to a suitable boundary in the external memory when storing the MPEG video data in the external memory, and for generating a start code table to index the MPEG video data stored in the external memory; anda switch for providing the MPEG Transport stream to the transport processor or the start code alignment module.22. The video transport processor of claim 21, wherein the switch provides the MPEG Transport stream first to the transport processor, and provides the MPEG Transport stream to the start code alignment module after one or more headers have been processed.23. A video transport processor comprising:an input for receiving an MPEG Transport stream including MPEG video data comprising a plurality of SLICEs;a transport processor for processing headers in the MPEG Transport stream; anda start code alignment module for storing the MPEG video data in an external memory, for aligning a start of the plurality of SLICEs to a suitable boundary in the external memory when storing the MPEG video data in the external memory, and for generating a start code table to index the MPEG video data stored in the external memory,wherein one or more zeros are added to at least one of the SLICEs to align another one of the SLICEs to the suitable boundary in the external memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (270)
Murphy Nicholas J. N.,GBX, 3D graphics object copying with reduced edge artifacts.
Kunkel Gerard ; Krisbergh Harold ; Grosky Aaron ; Lee Jae Hea Edward ; Augenbraun Joseph E., Access system and method for providing interactive access to an information source through a networked distribution syst.
Bunker William M. (Ormond Beach FL) Chandler Jimmy E. (Holly Hill FL) Economy Richard (Ormond Beach FL) Fadden ; Jr. Richard G. (Daytona Beach FL) Nelson Michael P. (Ormond Beach FL), Advanced video object generator.
Priem Curtis (Freemont CA) Webber Thomas (Lynn MA) Malachowsky Chris (Santa Clara CA), Anti-aliasing raster operations utilizing sub-pixel crossing information to control pixel shading.
Sabella Paolo (Pleasanton CA) Evans Jerald R. (Mountain View CA) Johnson Deron (Newalk CA), Apparatus and method for managing the assignment of display attribute identification values and multiple hardware color.
Greaves Paul E. (Rancho Cordova CA) Moore Michael R. (Folsom CA) Perlman Stephen G. (Mountain View CA) Thompson Laurence A. (Saratoga CA), Apparatus and method for merging input RGB and composite video signals to provide both RGB and composite merged video ou.
Cooper J. Carl (Monte Sereno CA) Wallen David (San Francisco CA) Vojnovic Mirko (Santa Clara CA) Loveless Howard (Ben Lomond CA), Apparatus and method for synchronizing asynchronous signals.
Drako Dean M. (Los Altos CA) Yu Hsin-Tung A. (Palo Alto CA), Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memor.
Iwase Toshihiro (Nara JPX) Kanekura Hiroshi (Yamatokouriyama JPX), Apparatus for and method of converting a sampling frequency according to a data driven type processing.
Siracusa Robert J. (Lawrenceville NJ) Zdepski Joel W. (Belle Mead NJ), Apparatus for excising (and reinserting) specific data from a compressed video data stream to reduce its transmission ba.
Clough Elizabeth A. (Menlo Park CA) Roskowski Steven G. (Sunnyvale CA) Perlman Stephen G. (Mountain View CA) Masterson Anthony D. (Cupertino CA), Apparatus for providing output filtering from a frame buffer storing both video and graphics signals.
Ciacelli Mark Louis ; Urda John William ; Lam Wai Man ; Kouloheris Jack Lawrence ; Fetkovich John Edward, Apparatus, method and computer program product for protecting copyright data within a computer system.
Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems.
Gerard Chauvel FR; Serge Lasserre FR; Mario Giani FR; Tiemen Spits ; Gerard Benbassat FR; Frank L. Laczko, Sr. ; Y. Paul Chiang ; Karen L. Walker ; Mark E. Paley ; Brian O. Chae, Audio and video decoder circuit and system.
Bates Cary L. (Rochester MN) Cragun Brian J. (Rochester MN) Donovan Robert J. (Rochester MN) Jaaskelainen William (Oronoco MN) Ryan Jeffrey M. (Byron MN) Striemer Bryan L. (Zumbrota MN), Aural position indicating mechanism for viewable objects.
Childers Jim (Fort Bend TX) Reinecke Peter (Lockhart TX) Takahashi Yutaka (Ushiku JPX) Yamamoto Seiichi (Ibaragi JPX), Circuitry and method for performing two operating instructions during a single clock in a processing device.
Walsh Bruce E. ; Herdrich John ; Smith William ; Vrabel Mark E. ; Borghesani Philip ; Hagberg Christine G. ; Champagne Karen, Computer based video system.
Melo Maria L. ; Deschepper Todd ; Wilson Jeffrey T., Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having separate digital and analog system chips for improved performance.
Childers Jim (Fort Bend TX) Takahashi Yutaka (Ushiku JPX), Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively.
Boyce Jill M. (Manalapan NJ) Pearlstein Larry (Newton PA), Digital video decoder for decoding digital high definition and/or digital standard definition television signals.
Disanto Frank J. (North Ills NY) Krusos Denis A. (Lloyd Harbor NY) Laspina Christopher (Syosset NY), Electrophoretic display employing gray scale capability utilizing area modulation.
Alexander G. MacInnis ; Chengfuh Jeffrey Tang ; Xiaodong Xie ; James T. Patterson ; Greg A. Kranawetter, Graphics display system with color look-up table loading mechanism.
MacInnis Alexander G. ; Tang Chengfuh Jeffrey ; Xie Xiaodong ; Patterson James T. ; Kranawetter Greg A., Graphics display system with unified memory architecture.
Michael F. Deering, Graphics system having a super-sampled sample buffer with generation of output pixels using selective adjustment of filtering for reduced artifacts.
Van Hook Timothy J. ; Cheng Howard H. ; DeLaurier Anthony P. ; Gossett Carroll P. ; Moore Robert J. ; Shepard Stephen J. ; Anderson Harold S. ; Princen John ; Doughty Jeffrey C. ; Pooley Nathan F. ; , High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing.
Pfeiffer David M. (Plano TX) Stoner David T. (McKinney TX) Norsworthy John P. (Carrollton TX) Dipert Dwight D. (Richardson TX) Thompson Jay A. (Plano TX) Fontaine James A. (Plano TX) Corry Michael K., High speed image processing computer with overlapping windows-div.
Shibata Hideaki (Osaka JPX) Bannai Tatsushi (Sakai JPX), High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the com.
Lum Sanford S.,CAX ; Chen Keping,CAX ; Wong Samuel L. C.,CAX ; Bennett Dwayne R.,CAX ; Alford Michael A.,CAX, Host CPU independent video processing unit.
Borrel Paul ; Cheng Keh-Shin Fu ; Menon Jai Prakash ; Rossignac Jaroslaw Roman, Hotlinks between an annotation window and graphics window for interactive 3D graphics.
O\Connor Michael (11127 Palos Verdes Dr. Cupertino CA 95014) Nemirovsky Mario D. (5999 W. Walbrook Dr. San Jose CA 95129), Image composition method and apparatus for developing, storing and reproducing image data using absorption, reflection a.
Miyuki Enokida JP; Tadashi Yoshida ; Kunihiro Yamamoto JP, Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results.
Rhodes Kenneth E. (Portland OR) Adams Robert T. (Lake Oswego OR) Janes Sherman (Portland OR) Coelho Rohan G. F. (Hillsboro OR), Integrated graphics and video computer display system.
Fandrianto Jan ; Martin Bryan R. ; Neubauer Doug G. ; Tran Duat H. ; Cressa Matthew D. ; Soemedi Arijanto, Integrated multimedia communications processor and codec.
Crochiere Ronald Eldon (Chatham NJ) Rabiner Lawrence Richard (Berkeley Heights NJ), Interpolation-decimation circuit for increasing or decreasing digital sampling frequency.
Carini Richard P. (Kingston NY) Donnelly James A. (West Hurley NY) Ellis ; Jr. Joseph J. (West Hurley NY) Lanzoni Thomas P. (Kingston NY), Merged data storage panel display.
Jouppi Norman P. ; McCormack Joel J. ; Chang Chun-Fa, Method and apparatus for compositing colors of images with memory constraints for storing pixel data.
Rhodes Ken (Portland OR) Coelho Rohan (Hillsboro OR) Frank Davis (Beaverton OR) Bender Blake (Beaverton OR), Method and apparatus for displaying an image in a windowed environment.
Gough Michael L. (Ben Lomond CA) Venolia Daniel S. (Foster City CA) Gilley Thomas S. (Pleasanton CA) Robbins Greg M. (Cupertino CA) Hansen ; Jr. Daniel J. (Cupertino CA) Oswal Abhay (Fremont CA) Tam , Method and apparatus for displaying an overlay image.
Dilliplane Stephen C. ; Lavelle Gary J. ; Maino James G. ; Selvaggi Richard J. ; Tseng Jack, Method and apparatus for displaying multiple windows on a display monitor.
Allen John Lewis ; Cross Leonard W. ; Munson Bill A. ; Oztaskin Ali S. ; Traylor Roger, Method and apparatus for draining video data from a planarized video buffer.
Mills Karl Scott ; Holmes Jeffrey Michael ; Bonnelycke Mark Emil ; Owen Richard Charles Andrew, Method and apparatus for executing a raster operation in a graphics controller circuit.
Staggs Kevin P. (Glendale AZ) Clarke ; Jr. Charles J. (Phoenix AZ) Huntington James C. (Phoenix AZ), Method and apparatus for filling polygons displayed by a raster graphic system.
Kelley Michael W. (San Mateo CA) Yen Shou-Chern (Sunnyvale CA), Method and apparatus for incremental acceleration of the rendering process utilizing multiple scanline rendering devices.
Garrison John Michael ; Wilson Gale Arthur, Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered li.
Edward H. Frank ; Patrick J. Naughton ; James Arthur Gosling ; John C. Liu, Method and apparatus for presenting information in a display system using transparent windows.
Gough Michael L. ; MacDougald Joseph J. ; Venolia Daniel S. ; Gilley Thomas S. ; Robbins Greg M. ; Hansen ; Jr. Daniel J. ; Oswal Abhay, Method and apparatus for providing translucent images on a computer display.
Chow Paul,CAX ; Mizuyabu Carl K.,CAX ; Swan Philip L.,CAX ; Porter Allen J.C.,CAX ; Wang Chun,CAX, Method and apparatus for storing and displaying video image data in a video graphics system.
Lee William Robert ; Rumph Darryl Jonathan, Method and apparatus for synchronizing video and graphics data in a multimedia display system including a shared frame b.
Jenison Timothy P. (6237 SW. 23rd St. Topeka KS 66614), Method and apparatus utilizing look-up tables for color graphics in the digital composite video domain.
Batson James (Sunnyvale CA) Beernink Ernie (Mountain View CA) Fung David (Cupertino CA) Potel Michael (Los Altos Hills CA) Cabral Art (Mountain View CA) Clark Cary (San Jose CA), Method for building a color look-up table.
Yokota Teppei (Chiba JPX) Aramaki Junichi (Chiba JPX) Kihara Nobuyuki (Tokyo JPX), Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal be.
Sporer Michael ; Kline Mark H. ; Zawojski Peter, Motion video processing circuit for capture playback and manipulation of digital motion video information on a computer.
King Sherman T. (San Francisco CA) Lee Tommy C. (Danville CA) Wang Niantsu (Milpitas CA) Chu Yen-Fah (San Jose CA) Kimura Scott A. (San Jose CA) Hwang Guorjuh T. (Milpitas CA), Multimedia overlay system for graphics and video.
Foster, Eric M.; Franklin, Dennis E.; Lam, Wai Man; Losinger, Raymond E.; Ngai, Chuck H., Processing errors in MPEG data as it is sent to a fixed storage device.
Cottle Temple D. ; Spits Tiemen T., Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor.
Ogrinc Michael A. (San Francisco CA) Card Robert A. (Palo Alto CA) Burns Chris R. (Mountain View CA) Clarke Charles P. (Los Altos CA) Collier Ronda L. (Scotts Valley CA) Collins Kevin M. (San Mateo C, Real time video image processing system.
Slattery William ; Gratacap Regis, Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors.
Clark Gordon R. ; Myers George H. ; Gagliardi Louis R. ; Tavallaei Siamak, Server controller configured to snoop and receive a duplicative copy of display data presented to a video controller.
Anderson ; Jr. Bruce J. ; Lamont Nadine ; Drasner Sharyn L. ; Greenberg Arthur L., Set top terminal for an interactive information distribution system.
Thomas McGee ; Nevenka Dimitrova ; Jan Herman Elenbaas, Significant scene detection and frame filtering for a visual indexing system using dynamic thresholds.
Fielder Dennis (Linton GBX) Derbyshire James (Willingham GBX) Gillingham Peter (Kanata CAX) Torrance Randy (Ottawa CAX) O\Connell Cormac (Kanata CAX), Single chip frame buffer and graphics accelerator.
Crinon Regis J. ; Sezan Muhammed Ibrahim, Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes.
Ke Ligang ; Lutz Juergen M., System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data.
Baker Richard T. ; Pipho Randall E., System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions.
Chung Moo-Taek,KRX ; Childers Jim ; Miyaguchi Hiroshi,JPX ; Becker Manfred,DEX, Timing and control circuit and method for a synchronous vector processor.
Washington Emanuel ; Perkins Mike ; Johnson Brian ; How Stephen ; Daines Nolan ; Ayers Tom ; Vertrees Keith, Transport stream decoder/demultiplexer for hierarchically organized audio-video streams.
Abe Keiko,JPX ; Yanase Koji,JPX, Video signal processing device that facilitates editing by producing control information from detected video signal information.
Gulati, Manu; Moll, Laurent R., Apparatus and method to receive and align incoming data including SPI data in a buffer to expand data width by utilizing a single read port and single write port memory device.
Karandikar, Ashish; Gadre, Shirish; Gruner, Frederick R.; Sijstermans, Franciscus W., Context switching on a video processor having a scalar execution unit and a vector execution unit.
Minami, John Shigeto; Uyeshiro, Robin Yasu; Johnson, Michael Ward; Su, Steve; Smith, Michael John Sebastian; Chen, Addison Kwuanming; Doctor, Mihir Shaileshbhai; Greenfield, Daniel Leo, Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols.
Karandikar, Ashish; Gadre, Shirish; Salek, Amir H., Methods and systems for command acceleration in a video processor via translation of scalar instructions into vector instructions.
Mahan, Justin Michael; Hutchins, Edward A.; Kubalska, Ewa M.; Battle, James T., Program sequencer for generating indeterminant length shader programs for a graphics processor.
Lew, Stephen D.; Gadre, Shirish; Karandikar, Ashish; Sijstermans, Franciscus W., Programmable DMA engine for implementing memory transfers and video processing for a video processor.
Kim, Sunjung; Kim, Wang Hyun; Lee, Kwanghyun; Hong, Seokyong; Lee, Seunghoon; Jung, JuHwan, Semiconductor devices having image sensor and memory device operation modes.
Phillips, Bruce A.; Casey, Steven M.; Brodigan, Donald; Campbell, Kurt A., Systems and methods for providing television signals using a network interface device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.