Method and apparatus for forming improved metal interconnects
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/302
H01L-021/02
출원번호
US-0761466
(2004-01-21)
발명자
/ 주소
Hashim,Imran
Chiang,Tony
Chin,Barry
출원인 / 주소
Applied Materials, Inc.
대리인 / 주소
Dugan &
인용정보
피인용 횟수 :
24인용 특허 :
86
초록▼
Methods of forming copper interconnects free from via-to-via leakage currents and having low resistances are disclosed. In a first aspect, a barrier layer is deposited on the first metal layer prior to copper oxide sputter-etching to prevent copper atoms from reaching the interlayer dielectric and f
Methods of forming copper interconnects free from via-to-via leakage currents and having low resistances are disclosed. In a first aspect, a barrier layer is deposited on the first metal layer prior to copper oxide sputter-etching to prevent copper atoms from reaching the interlayer dielectric and forming via-to-via leakage current paths therein. In a second aspect, a capping dielectric barrier layer is deposited over the first metal layer prior to sputter etching. During sputter-etching, the capping dielectric barrier layer redistributes on the sidewalls of the interlayer dielectric, preventing sputter-etched copper atoms from reaching the interlayer dielectric and forming via-to-via leakage paths therein. In a third aspect, both a capping dielectric barrier layer and a barrier layer are deposited over the first metal layer prior to sputter-etching to prevent copper atoms produced during sputter-etching from reaching the interlayer dielectric and forming via-to-via leakage paths therein.
대표청구항▼
The invention claimed is: 1. A method for depositing a diffusion barrier and a metal conductive layer for a metal interconnect on a substrate, comprising: (a) depositing a first portion of the diffusion barrier over a surface of the substrate; and (b) etching the first portion of the diffusion barr
The invention claimed is: 1. A method for depositing a diffusion barrier and a metal conductive layer for a metal interconnect on a substrate, comprising: (a) depositing a first portion of the diffusion barrier over a surface of the substrate; and (b) etching the first portion of the diffusion barrier at the bottom of a via while depositing a second portion of the diffusion barrier, other than the etched first portion, elsewhere on the substrate. 2. The method of claim 1, wherein the etching of the first portion is performed at least partly through the diffusion barrier. 3. The method of claim 1, wherein the etching of the diffusion barrier is performed for a plurality of vias. 4. The method of claim 1, further comprising: (c) depositing the metal conductive layer over the surface of the substrate such that the metal conductive layer contacts the barrier material remaining at the bottom of the via. 5. The method of claim 4, wherein the deposition of the metal conductive layer is performed for a plurality of vias. 6. The method of claim 4, wherein steps (a), (b) and (c) are performed a single processing tool. 7. The method of claim 1, wherein at least part of step (a) and all of step (b) are performed in a single processing chamber. 8. The method of claim 1, wherein the metal conductive layer comprises copper. 9. The method of claim 1, wherein the metal conductive layer is a seed layer. 10. The method of claim 1, wherein the diffusion barrier comprises a sputtered metal. 11. The method of claim 10, wherein the sputtered metal is at least one of tantalum, tantalum nitride, and titanium. 12. The method of claim 10, wherein the sputtered metal is at least one of tungsten and tungsten nitride. 13. The method of claim 1, wherein the diffusion barrier comprises at least one of tantalum and tantalum nitride. 14. The method of claim 1, wherein the diffusion barrier comprises titanium nitride. 15. The method of claim 1, wherein the diffusion barrier comprises at least one of tungsten and tungsten nitride. 16. The method of claim 1, wherein steps (a) and (b) are performed in a single processing chamber. 17. The method of claim 1, wherein step (b) comprises a PVD etch/deposition process in which an RF frequency is applied to the substrate. 18. A method for depositing a diffusion barrier and a metal conductive layer for a metal interconnect on a substrate, comprising: (a) depositing a first portion of the diffusion barrier over a surface of the substrate; (b) etching at least part-way through the first portion of the diffusion barrier at the bottom of a via while depositing a second portion of the diffusion barrier, other than the etched first portion, elsewhere on the substrate; and (c) depositing the metal conductive layer over the surface of the substrate, including the first portion of the diffusion barrier at the bottom of a via, wherein at least part of step (a) and all of step (b) are performed in a single processing chamber. 19. The method of claim 18, wherein the depositing of the first portion of the diffusion barrier is performed for a plurality of vias. 20. The method of claim 19, wherein the etching at least part-way through the first portion of the diffusion barrier is performed for the plurality of vias. 21. The method of claim 18, wherein the metal conductive layer comprises copper. 22. The method of claim 18, wherein the metal conductive layer is a seed layer. 23. The method of claim 18, wherein the diffusion barrier comprises a sputtered metal. 24. The method of claim 23, wherein the sputtered metal is tantalum. 25. The method of claim 23, wherein the sputtered metal is at least one of tantalum and tantalum nitride. 26. The method of claim 23, wherein the sputtered metal is titanium nitride. 27. The method of claim 23, wherein the sputtered metal is at least one of tungsten and tungsten nitride. 28. The method of claim 18, wherein the diffusion barrier comprises tantalum. 29. The method of claim 18, wherein the diffusion barrier comprises at least one of tantalum and tantalum nitride. 30. The method of claim 18, wherein the diffusion barrier comprises titanium nitride. 31. The method of claim 18, wherein the diffusion barrier comprises at least one of tungsten and tungsten nitride. 32. The method of claim 18, wherein step (a) comprises a PVD etch/deposition process in which an RF frequency is applied to the substrate. 33. The method of claim 18, wherein steps (a), (b) and (c) are performed in a single processing tool.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (86)
Gopalraja Praburam ; Narasimhan Murali, Adjustment of deposition uniformity in an inductively coupled plasma source.
Barnes Michael S. (Mahopac NY) Forster John C. (Poughkeepsie NY) Keller John H. (Newburgh NY), Apparatus for depositing material into high aspect ratio holes.
Bourez Allen J. (San Jose CA) Lal Brij Bihari (San Jose CA) Russak Michael A. (Los Gatos CA), Cathode assembly having rotating magnetic-field shunt and method of making magnetic recording media.
Balconi-Lamica Michael J. (Poughquag NY) Barbee Steven G. (Dover Plains NY) Heinz Tony F. (Chappaqua NY) Hsiao Yiping (San Jose CA) Li Leping (Poughkeepsie NY) Ratzlaff Eugene H. (Hopewell Junction N, Contactless real-time in-situ monitoring of a chemical etching.
Lamont ; Jr. Lawrence T. (San Jose CA) Mosely Roderick C. (Mountain View CA) McEntee Timothy M. (Milpitas CA), Deposition and planarizing methods and apparatus.
Collins Kenneth S. (San Jose CA) Trow John R. (San Jose CA) Tsui Joshua C. W. (Santa Clara CA) Roderick Craig A. (San Jose CA) Bright Nicolas J. (Saratoga CA) Marks Jeffrey (San Jose CA) Ishikawa Tet, Electrostatic chuck for high power plasma processing.
Joshi Rajiv Vasant ; Tejwani Manu Jamnadas ; Srikrishnan Kris Venkatraman, High aspect ratio low resistivity lines/vias with a tungsten-germanium alloy hard cap.
Kaanta Carter W. (Colchester VT) Leach Michael A. (Bristol VT), In situ conductivity monitoring technique for chemical/mechanical planarization endpoint detection.
Sliwa Jack (Los Altos Hills CA) Farnaam Mohammad (Santa Clara CA) Dixit Pankaj (Sunnyvale CA) Shen Lewis N. (Cupertino CA), Making a high speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression.
Grabarz Henry J. (Huntington CT) Grill Alfred (White Plains NY) Holber William M. (New York NY) Logan Joseph S. (Poughkeepsie NY) Yeh James T. C. (Katonah NY), Method and apparatus for filing high aspect patterns with metal.
Pourrezaei Kambiz (Dresher PA) Beard Richard Burnham (Atco NJ) Boxman Raymond Leon (Herzliya ILX) Shvets Irina (Philadelphia PA) DeLaurentis Mark (Ocean Springs MS), Method for fabrication of metallized medical devices.
Okamura Nobuyuki (Kawasaki JPX) Yamagami Atsushi (Kawasaki JPX), Method for forming a functional deposited film by bias sputtering process at a relatively low substrate temperature.
Foo Pang-Dow (Berkeley Heights NJ) Manocha Ajit S. (Allentown PA) Miner John F. (Piscataway NJ) Pai Chien-Shing (Bridgewater NJ), Method of forming oxide layers by bias ECR plasma deposition.
Mu Xiao-Chun (Saratoga CA) Sivaram Srinivasan (San Jose CA) Gardner Donald S. (Mountain View CA) Fraser David B. (Danville CA), Methods of forming an interconnect on a semiconductor substrate.
Jokinen Olli J. (Kirkkonummi FIX) Petander Lars (Vaasa FIX) Virta Pirkko J. (Muhos FIX), Paper-making method and a combination of ingredients to be used in it.
Helmer John C. (260 S. Balsamina Way Palo Alto CA 94028) Lai Kwok F. (959 Van Auken Cir. Palo Alto CA 94303) Anderson Robert L. (3169 Emerson Palo Alto CA 94306), Physical vapor deposition employing ion extraction from a plasma.
Nieh Simon K. (Monrovia CA) Matossian Jesse N. (Canoga Park CA) Krajenbrink Frans G. (Newbury Park CA), Plasma-enhanced magnetron-sputtered deposition of materials.
Cote William J. (Poughquag NY) Lee Pei-Ing P. (Williston VT) Sandwick Thomas E. (Hopewell Junction NY) Vollmer Bernd M. (Wappingers Falls NY) Vynorius Victor (Pleasant Valley NY) Wolff Stuart H. (Tul, Refractory metal capped low resistivity metal conductor lines and vias.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Hurwitt Steven D. (Park Ridge NJ) Wagner Israel (Monsey NY) Hieronymi Robert (Rock Cavern NY) Van Nutt Charles (Monroe NY) Edwards Richard C. (Ringwood NJ) Messina Donald A. (Valley Cottage NY), Sputter coating process control method and apparatus.
Zhao Jun ; Sinha Ashok ; Tepman Avi ; Chang Mei ; Luo Lee ; Schreiber Alex ; Sajoto Talex ; Wolff Stefan ; Dornfest Charles ; Danek Michal, Thermally floating pedestal collar in a chemical vapor deposition chamber.
Cabral ; Jr. Cyril ; DeHaven Patrick William ; Edelstein Daniel Charles ; Klaus David Peter ; Pollard ; III James Manley ; Stanis Carol L. ; Uzoh Cyprian Emeka, Thin metal barrier for electrical interconnections.
Yao Tse-Yong ; Xu Zheng ; Ngan Kenny King-tai ; Chen Xing ; Urbahn John ; Bourget Lawrence P., Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition.
Dulkin, Alexander; Vijayendran, Anil; Yu, Tom; Juliano, Daniel R., Deposition of thin continuous PVD seed layers having improved adhesion to the barrier layer.
Pradhan, Anshu A.; Hayden, Douglas B.; Kinder, Ronald L.; Dulkin, Alexander, Method and apparatus for increasing local plasma density in magnetically confined plasma.
Preusse, Axel; Friedemann, Michael; Seidel, Robert; Freudenberg, Berit, Method of forming a copper-based metallization layer including a conductive cap layer by an advanced integration regime.
Dulkin, Alexander; Rairkar, Asit; Greer, Frank; Pradhan, Anshu A.; Rozbicki, Robert, Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.