A fan regulation circuit configuration includes an input receiving an input voltage (proportional to fan current and forms a first comparison voltage), a low-pass filter (filters input voltage and a filter output voltage is tapped off as second comparison voltage), a first comparison device for comm
A fan regulation circuit configuration includes an input receiving an input voltage (proportional to fan current and forms a first comparison voltage), a low-pass filter (filters input voltage and a filter output voltage is tapped off as second comparison voltage), a first comparison device for commutation identification (outputs signal indicating a commutation if value of one of the comparison voltages multiplied by first factor is greater than the other comparison voltage), and a regulator (outputs a control voltage dependent upon identified commutation pulses). The circuit has self-adjusting sensitivity adaptation and a second comparison device outputting a signal if the value of one of the comparison voltages multiplied by a second factor is greater than the other comparison voltage, the second factor being less than the first factor. A control device decreases the first and second factors in the event of an output signal of the second comparison device being received to reduce the sensitivity of the commutation identification.
대표청구항▼
I claim: 1. A circuit configuration for fan regulation, comprising: an input for receiving an input voltage, proportional to a fan current and forming a first comparison voltage; a low-pass filter connected to said input and filtering the input voltage, said filter having an output at which a filte
I claim: 1. A circuit configuration for fan regulation, comprising: an input for receiving an input voltage, proportional to a fan current and forming a first comparison voltage; a low-pass filter connected to said input and filtering the input voltage, said filter having an output at which a filter output voltage is tapped off as a second comparison voltage; a first comparison device connected to said input and to said filter for commutation identification and having an output at which a signal indicates a commutation if a value of one of said first and second comparison voltages multiplied by a first factor is greater than the other one of said first and second comparison voltages; a regulator connected to a fan and outputting a fan control voltage in a manner dependent upon identified commutation pulses; a second comparison device connected to said input and to said filter and having an output at which is provided an output signal if a value of one of said first and second comparison voltages multiplied by a second factor is greater than the other one of said first and second comparison voltages, said second factor being less than said first factor; and a control device connected to said outputs of said first and second comparison devices, said control device decreasing said first and second factors in the event of receiving said output signal of said second comparison device for reducing a sensitivity of the commutation identification. 2. The circuit configuration according to claim 1, further comprising: a voltage divider having a tap; and multiplication of one of said first and second comparison voltages by at least one of said first and second factors is effected by said tap. 3. The circuit configuration according to claim 2, wherein: said voltage divider has first and second taps; and multiplication by said first factor is effected by said first tap and multiplication by said second factor is effected by said second tap. 4. The circuit configuration according to claim 3, further comprising resistors setting a divider ratio at said first and second taps of said voltage divider by being switched above said first tap. 5. The circuit configuration according to claim 1, further comprising: a third comparison device connected to said input and to said filter and having an output at which is provided an output signal if a value of one of said first and second comparison voltages multiplied by a third factor is greater than the other one of said first and second comparison voltages, said third factor being less than said first factor and greater than said second factor; and said control device delaying the decrease of said first and second factors and effecting the decrease only when an output signal of said second comparator is present again at a point in time of an expected subsequent commutation pulse. 6. The circuit configuration according to claim 5, wherein: said voltage divider has first and second taps and a third tap between said first and second taps; resistors set a divider ratio at said first and second taps of said voltage divider by being switched above said first tap; and multiplication by said first factor is effected by said first tap, multiplication by said second factor is effected by said second tap, and multiplication by said third factor is effected by said third tap. 7. The circuit configuration according to claim 1, wherein: said filter has a settable filter frequency; and a filter frequency setting device is connected to said filter and sets said filter frequency dependent upon a rotational speed of a connected fan. 8. The circuit configuration according to claim 1, further comprising a clock generator connected to said regulator, said control device, and said filter and supplying said regulator, said control device, and said filter with clock signals having frequencies in a fixed ratio with respect to one another. 9. The circuit configuration according to claim 1, wherein, to identify positive commutation pulses, the input voltage is said one of said comparison voltages multiplied by said first and second factors and said other one of said comparison voltages is said filter output voltage. 10. The circuit configuration according to claim 1, wherein, to identify negative commutation pulses, said filter output voltage is said one of said comparison voltages multiplied by said first and second factors, and said other one of said comparison voltages is the input voltage. 11. The circuit configuration according to claim 9, wherein, to identify negative commutation pulses, said filter output voltage is said one of said comparison voltages multiplied by said first and second factors, and said other one of said comparison voltages is the input voltage. 12. The circuit configuration according to claim 1, further comprising a voltage divider having a tap, said voltage divider multiplying one of said first and second comparison voltages by at least one of said first and second factors with said tap. 13. The circuit configuration according to claim 12, wherein: said voltage divider has first and second taps; and said voltage divider multiplies by said first factor with said first tap and multiplies by said second factor with said second tap. 14. The circuit configuration according to claim 13, wherein: said voltage divider has resistors with said taps; and a switch is connected to said control device and selectively connects at least one of said first and second comparators to set a divider ratio of said voltage divider by switching at least one of said resistors at said first tap. 15. A circuit configuration for identifying positive and negative commutation pulses, comprising: an input for receiving an input voltage, proportional to a current and forming a first comparison voltage; a low-pass filter connected to said input and filtering the input voltage, said filter having an output at which a filter output voltage is tapped off as a second comparison voltage; a first comparison device connected to said input and to said filter for commutation identification and having an output at which a signal indicates a commutation if a value of one of said first and second comparison voltages multiplied by a first factor is greater than the other one of said first and second comparison voltages; a regulator outputting a control voltage in a manner dependent upon identified commutation pulses; a second comparison device connected to said input and to said filter and having an output at which is provided an output signal if a value of one of said first and second comparison voltages multiplied by a second factor is greater than the other one of said first and second comparison voltages, said second factor being less than said first factor; a control device connected to said outputs of said first and second comparison devices, said control device decreasing said first and second factors in the event of receiving said output signal of said second comparison device for reducing a sensitivity of the commutation identification; to identify positive commutation pulses, the input voltage is said one of said comparison voltages multiplied by said first and second factors and said other one of said comparison voltages is said filter output voltage; and to identify negative commutation pulses, said filter output voltage is said one of said comparison voltages multiplied by said first and second factors, and said other one of said comparison voltages is the input voltage.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (3)
Tallaron Louis (Egreve FRX) Bertails Jean C. (Coublevie FRX), Analog signal level detector.
Leong,Foo Leng; Chui,Siew Yong; Teoh,Cheng Yong; Rana,Sakti Pada, System and method for detecting back electromotive force with automatic pole calibration.
Leong,Foo Leng; Chui,Siew Yong; Toeh,Cheng Yong; Rana, deceased,Sakti Pada, System and method for detecting back electromotive force with automatic pole calibration.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.