Device and method for registering, detecting, and/or analyzing at least one object
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G01S-013/18
G01S-013/00
출원번호
US-0978132
(2004-10-29)
우선권정보
DE-103 50 553(2003-10-29)
발명자
/ 주소
Toennesen,Tore
Reiche,Martin
출원인 / 주소
Robert Bosch GmbH
대리인 / 주소
Kenyon &
인용정보
피인용 횟수 :
7인용 특허 :
11
초록▼
In order to refine a device and a method for registering, detecting, and/or analyzing at least one object, a registration range and/or at a detection gate being displaced at a scanning speed over a measuring range, in such a way that a target-unique velocity measurement is ensured in continuous dete
In order to refine a device and a method for registering, detecting, and/or analyzing at least one object, a registration range and/or at a detection gate being displaced at a scanning speed over a measuring range, in such a way that a target-unique velocity measurement is ensured in continuous detection operation with low latency time and resistance to fluctuations, it is provided that, the receive circuit be divided into at least two channels, which are operable separately from one another, in particular using at least one power divider unit connected downstream from the output terminal of the I/Q mixing unit, of which the first channel of the receive circuit is designed for the purpose of displacing the registration range and/or the detection gate at a constant scanning speed over the entire measuring range, and the second channel of the receive circuit is designed for the purpose of displacing the registration range and/or the detection gate at a variable, in particular reducible scanning speed over the measuring range and/or setting the registration range and/or the detection gate at a predefinable position within the measuring range for a predefinable period of time at a negligible scanning speed.
대표청구항▼
What is claimed is: 1. A device for at least one of registering, detecting, and analyzing at least one object, in which at least one of a registration range and a detection gate is displaceable at a scanning speed over a measuring range, the device comprising: at least one first oscillator unit inc
What is claimed is: 1. A device for at least one of registering, detecting, and analyzing at least one object, in which at least one of a registration range and a detection gate is displaceable at a scanning speed over a measuring range, the device comprising: at least one first oscillator unit including a microwave oscillator unit and for producing first oscillator signals; one of at least one transmit path and at least one transmit branch, connected downstream from the at least one first oscillator unit, the one of the at least one transmit path and the at least one transmit branch including: at least one transmit pulse switch unit including a pulse modulator and to which the first oscillator signals can be applied, the at least one transmit pulse switch producing pulse-modulated high-frequency signals, and at least one transmit antenna unit, connected downstream from the at least one transmit pulse switch unit, for emitting the high-frequency signals produced by the at least one transmit pulse switch unit; one of at least one receive path and at least one receive branch including one of an RF receive path and an RF receive branch, the one of the at least one receive path and the at least one receive branch connected downstream from the at least one first oscillator unit and including: at least one receive antenna unit for receiving signals reflected at the at least one object, at least one I/Q mixing unit, connected downstream from the at least one receive antenna unit, for mixing signals received by the at least one receive antenna unit with the first oscillator signals, the signals received by the at least one receive antenna unit capable of being applied to a first input terminal of the at least one I/Q mixing unit, and the first oscillator signals being capable of being applied to a second input terminal of the at least one I/Q mixing unit, at least one receive pulse switch unit connected downstream from the at least one receive antenna unit; one of at least one clock generator and at least one trigger unit corresponding to an LF clock generator unit and for producing clock signals, the clock signals capable of being applied to the at least one transmit pulse switch unit and the at least one receive pulse switch unit; at least one pulse delay unit, connected between the at least one receive pulse switch unit and the one of the at least one clock generator and the at least one trigger unit, for delaying, in a defined way, the clock signals, the clock signals being capable of activating the at least one receive pulse switch unit and the at least one transmit pulse switch unit; at least one receive circuit including a LF receive circuit and for performing analysis and further processing of signals received; at least one power divider unit connected downstream from an output terminal of the I/Q mixing unit, wherein: the at least one receive circuit is divided into at least a first channel and a second channel that are operable separately from one another, using the at least one power divider unit, the first channel is for displacing at least one of the registration range and the detection gate at a constant scanning speed over an entirety of the measuring range, and the second channel is for at least one of: displacing at least one of the registration range and the detection gate at a variable corresponding to a reducible scanning speed over the measuring range, and setting at least one of the registration range and the detection gate at a predefinable position within the measuring range for a predefinable period of time at a negligible scanning speed. 2. The device as recited in claim 1, wherein: the device corresponds to a pulse radar device. 3. The device as recited in claim 1, further comprising: at least one first divider unit for distributing the first oscillator signals to the one of the at least one transmit path and the at least one transmit branch and to the one of the at least one receive path and the at least one receive branch, the at least one first divider unit being connected downstream from the at least one first oscillator unit. 4. The device as recited in claim 1, further comprising at least one of: at least one transmit amplifier unit for amplifying the high-frequency signals in order to increase at least one of a detection range and a sensitivity of the device, the at least one transmit amplifier unit being connected upstream from the at least one transmit antenna unit; and at least one receive amplifier unit including a pre-amplifier for amplifying signals received by the at least one receive antenna unit, the at least one receive amplifier being connected downstream from the at least one receive antenna unit. 5. The device as recited in claim 1, further comprising: a first pulse delay unit; a second pulse delay unit; at least one processor unit including a microprocessor unit; at least one first pulse component; at least one second pulse component; at least one first A/D converter unit for converting analog signals at a relatively low sampling rate into digital signals at least one second A/D converter unit for converting low-pass filtered analog signals into digital signals at a relatively low sampling rate; at least one second mixing unit including an IF mixing unit; at least one second oscillator unit including an IF oscillator unit; at least one low-pass filter unit for at least one of filtering and integrating analog broadband signals, the at least one low-pass filter narrowing a bandwidth of the analog broadband signals, wherein: the first channel of the at least one receive circuit includes at least one demodulation unit corresponding to at least one AM demodulator, a first input terminal of a first receive pulse switch unit of the at least one receive pulse switch unit is capable of having the received signals applied thereto, the received signals being able to be demodulated by the at least one demodulation unit, a second input terminal of the first receive pulse switch unit is capable of having the clock signals applied thereto, the clock signals are produced by the one of the at least one clock generator and the at least one trigger unit, the clock signals are delayed in a defined way by the first pulse delay unit, the clock signals pass through the at least one first pulse component, the at least one first pulse component being connected between the first pulse delay unit and the the first receive pulse switch unit, an output terminal of the first receive pulse switch unit is connected upstream from the at least one first A/D converter unit, the at least one processor unit is connected downstream from the at least one first A/D converter unit and is for digital processing of the digital signals, the digital signals are systematized in the form of one of complex-valued vectors and complex-valued scalars, the second channel is connected to an output terminal of the at least one second mixing unit, a first input terminal of the at least one second mixing unit is able to have the received analog signals coming from the at least one power divider unit applied thereto, a second input terminal of the at least one second mixing unit is able to have second oscillator signals produced by the at least one second oscillator unit applied thereto, a first input terminal of a second receive pulse switch unit of the at least one receive pulse switch unit is capable of having signals coming from the output terminal of the at least one second mixing unit applied thereto, a second input terminal of the second receive pulse switch unit is capable of having the clock signals applied thereto, the clock signals are delayed in a defined way by the second pulse delay unit, the clock signals pass through the at least one second pulse component, the at least one second pulse component being connected between the second pulse delay unit and the second receive pulse switch unit, and an output terminal of the second receive pulse switch unit is connected upstream from the at least one low-pass filter unit. 6. The device as recited in claim 3, further comprising: at least one second mixing unit including one of an upconverter and a downconverter; at least one filter unit for filtering out at least one sideband and including at least one high-pass filter unit for filtering out a lower frequency sideband; and at least one low-pass filter unit for filtering out an upper frequency sideband, wherein: the at least one second mixing unit, the at least one filter unit, and the at least one low-pass filter unit are connected between the at least one first oscillator unit and the at least one transmit pulse switch unit and between the at least one first divider unit and the at least one transmit pulse switch unit, wherein: a first input terminal of the at least one second mixing unit is connected to the at least one first oscillator unit and to the at least one first divider unit, a second input terminal of the at least one second mixing unit is connected to the at least one second oscillator unit and to a second divider unit, and an output terminal of the at least one second mixing unit is connected to the at least one filter unit for filtering out at least one sideband. 7. A method for at least one of registering, detecting, and analyzing at least one object, in which at least one of a registration range and a detection gate is displaced at a scanning speed over a measuring range, comprising: generating first oscillator signals using at least one first oscillator unit including a microwave oscillator unit; generating pulse-modulated high-frequency signals using at least one transmit pulse switch unit to which the first oscillator signals are applied thereto; emitting the high-frequency signals using at least one transmit antenna unit connected downstream from the at least one transmit pulse switch unit; receiving signals reflected on the at least one object using at least one receive antenna unit; mixing the signals received by the receive antenna unit, which are applied to a first input terminal of at least one I/Q mixing unit connected downstream from the at least one receive antenna unit, with the first oscillator signals, which are applied to a second input terminal of the at least one I/Q mixing unit, using the at least one I/Q mixing unit; generating clock signals, which are applied to both the at least one transmit pulse switch unit and at least one receive pulse switch unit connected downstream from the at least one receive antenna unit, using one of at least one clock generator and at least one trigger unit including a LF clock generator unit; delaying the clock signals, using which the at least one receive pulse switch unit is activated, in a defined way in relation to the clock signals, using which the at least one transmit pulse switch unit is activated, using at least one pulse delay unit connected between the at least one receive pulse switch unit and the one of the at least one clock generator and the at least one trigger unit; analyzing and further processing the signals received using at least one receive circuit including a LF receive circuit, wherein: the at least one receive circuit is divided using at least one power divider unit connected downstream from an output terminal of the at least one I/Q mixing unit into at least two channels including a first channel and a second channel, which are operated independently from one another, at least one of the registration range and the detection gate is displaced at a constant scanning speed over an entirety of the measuring range in the first channel and in the second channel of the receive circuit, at least one of the registration range and the detection gate is at least one of displaced at a variable, reducible scanning speed over the measuring range and set for a predefined period of time and negligible scanning speed at a predefined position within the measuring range. 8. The method as recited in claim 7, wherein: in the first channel the received signals are demodulated using at least one demodulation unit including at least one AM demodulator, the demodulated received signals are applied to the first input terminal of the at least one first receive pulse switch unit, the clock signals are delayed in a defined way using the at least one first pulse delay unit, the clock signals pass through at least one first pulse component connected between the at least one first pulse delay unit and the at least one first receive pulse switch unit, the clock signals are applied to the second input terminal of the at least one first receive pulse switch unit, the analog signals are converted at a relatively low sampling rate into digital signals using at least one first A/D converter unit connected downstream from the output terminal of the at least one first receive pulse switch unit, the digital signals, which are systematized in particular in the form of complex-valued vectors or complex-valued scalars, are digitally processed using at least one processor unit including a microprocessor unit, connected downstream from the first A/D converter unit, in the second channel of the at least one receive circuit the received analog signals coming from the power divider unit are applied to a first input terminal of at least one second mixing unit including an IF mixing unit, second oscillator signals, generated by at least one second oscillator unit including an IF oscillator unit, are applied to a second input terminal of the at least one second mixing unit, the signals coming from an output terminal of the at least one second mixing unit are applied to the first input terminal of the at least one second receive pulse switch unit, the clock signals are delayed in a defined way using the at least one second pulse delay unit, the clock signals pass through at least one second pulse component connected between the at least one second pulse delay unit and the at least one second receive pulse switch unit, the clock signals are applied to the second input terminal of the at least one second receive pulse switch unit, the received analog broadband signals are at least one of filtered and integrated to narrow the bandwidth, using at least one low-pass filter unit, connected downstream from the output terminal of the at least one second receive pulse switch unit, the low-pass filtered analog signals are converted at a relatively low sampling rate into digital signals using at least one second A/D converter unit connected downstream from the at least one low-pass filter unit, and the digital signals, which are systematized in particular in the form of one of complex-valued vectors and complex-valued scalars, are digitally processed using the at least one processor unit connected downstream from the at least one second A/D converter unit. 9. The method as recited in claim 7, wherein at least one of: in the second channel, a Doppler measurement and analysis having at least one of the registration range and the detection gate displaced at a slow scanning speed over the measuring range is used, a CV measurement and analysis having at least one of the registration range and the detection gate fixed at a predefined position within the measuring range is used, an FFT measurement and analysis is used, any other arbitrary measurement and analysis method is used, a pulse operation is suppressed, so that all velocity vectors of all objects in the at least one of the registration range and the detection gate are determined using a CW measurement in a way which is not unique to objects, and a velocity discrimination is achieved through FFT. 10. The method as recited in claim 7, wherein: the method implemented in a device is performed on the basis of the superheterodyne principle at a specific frequency is made possible, the output, when emitting the high-frequency signals generated by the at least one transmit pulse switch unit, is emitted in a frequency band independent of an internal operation of the device, using the filter unit provided for filtering out at least one sideband and connected between the first oscillator unit and the transmit pulse switch unit and between the first divider unit and the transmit pulse switch unit, a high-pass filter unit provided for filtering out the lower frequency sideband and a low-pass filter unit provided for filtering out the upper frequency sideband. 11. The method as recited in claim 7, wherein: the method is used for object-unique measurement of the velocity of the at least one object in the surroundings of a conveyance means, in a continuous registration and detection operation having low latency time and having high resistance to fluctuations.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (11)
Henftling, Hermann; Klotzbuecher, Dirk, Apparatus, method and articles of manufacture for sequential lobing high resolution radar.
Kresse, Heiko; Stelter, Andreas; Schaeffer, Ralf, Automation device operable to convert between data byte streams and frequency modulated line signals.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.