Cleaving process to fabricate multilayered substrates using low implantation doses
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/8238
H01L-021/70
H01L-021/76
H01L-021/46
H01L-021/02
출원번호
US-0301234
(2002-11-20)
발명자
/ 주소
Henley,Francois J.
Bryan,Michael A.
En,William G.
출원인 / 주소
Silicon Genesis Corporation
대리인 / 주소
Townsend and Townsend and Crew LLP
인용정보
피인용 횟수 :
66인용 특허 :
168
초록▼
A method of forming substrates, e.g., silicon on insulator, silicon on silicon. The method includes providing a donor substrate, e.g., silicon wafer. The method also includes forming a cleave layer on the donor substrate that contains the cleave plane, the plane of eventual separation. In a specific
A method of forming substrates, e.g., silicon on insulator, silicon on silicon. The method includes providing a donor substrate, e.g., silicon wafer. The method also includes forming a cleave layer on the donor substrate that contains the cleave plane, the plane of eventual separation. In a specific embodiment, the cleave layer comprising silicon germanium. The method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer. The method also includes introducing particles into the cleave layer to add stress in the cleave layer. The particles within the cleave layer are then redistributed to form a high concentration region of the particles in the vicinity of the cleave plane, where the redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles in the cleave plane. That is, the particles are generally at a low dose, which is defined herein as a lack of microbubble or microcavity formation in the cleave plane. The method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the cleave plane, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner.
대표청구항▼
What is claimed is: 1. A method of forming substrates, the method comprising: providing a donor substrate; forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium; forming a device layer on the cleave layer, the device layer comprisin
What is claimed is: 1. A method of forming substrates, the method comprising: providing a donor substrate; forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium; forming a device layer on the cleave layer, the device layer comprising epitaxial silicon; introducing particles into the cleave layer to add stress to the cleave plane, where the particles are introduced in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer; redistributing a portion of the particles within the cleave layer to form a higher concentration region of the particles in a region in a vicinity of the cleave plane, where the distribution is carried out in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer; providing selected energy to the donor substrate to cleave the device layer at the cleave plane, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner. 2. The method of claim 1 further comprising bonding the device layer of the donor substrate to a handle wafer after introducing the particles. 3. The method of claim 1 wherein the silicon germanium in the cleave layer comprises at least 10% germanium content in the silicon germanium alloy. 4. The method of claim 1 wherein the substrate comprises a stop layer underlying the cleave layer. 5. The method of claim 1 wherein a cleaved surface of the device layer comprises a surface roughness of less than about 20 Angstroms RMS. 6. The method of claim 1 wherein the particles are selected from hydrogen ions, deuterium ions, helium ions, or other light atomic mass species. 7. The method of claim 4 wherein the stop layer comprises a first stop layer overlying the substrate, a first silicon germanium layer overlying the first stop layer, and a second stop layer overlying the first silicon germanium layer. 8. The method of claim 1 wherein the cleave layer comprises a particle collection region and a cleave region. 9. The method of claim 1 wherein the cleave layer comprises a graded concentration of the silicon germanium. 10. The method of claim 9 wherein the graded concentration is greater near the device layer and decreases toward the donor substrate. 11. A method of forming a multilayered substrate, the method comprising: providing a donor substrate; forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium; forming a device layer on the cleave layer, the device layer comprising epitaxial silicon; introducing particles into the cleave layer to add stress in the cleave layer, where the particles are introduced in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer; bonding a handle substrate on the cleave layer; redistributing a portion of the particles within the cleave layer to form a higher concentration of the particles in a region in the vicinity of the cleave plane, where the redistribution is carried out in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave plane; providing selected energy to the donor substrate to cleave the device layer at the cleave plane, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner to separate the handle substrate that has the device layer from the donor substrate. 12. The method of claim 11 wherein the cleave layer is a silicon germanium layer and the device layer is an epitaxial silicon layer. 13. A method of forming substrates, the method comprising; providing a donor substrate; forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium; forming a device layer on the cleave layer, the device layer comprising epitaxial silicon; introducing particles into the cleave layer to add stress to the cleave plane, where the particles are selected from those species that are derived free from hydrogen gas, helium gas, or any other species that forms microbubbles or microcavities; and separating the device layer from the donor substrate at the cleave plane of the donor substrate by a controlled cleaving action. 14. The method of claim 13 further comprising bonding the device layer of the donor substrate to a handle substrate. 15. The method of claim 14 wherein the separating removes the device layer from the donor substrate, the handle substrate comprising the device layer. 16. The method of claim 1 wherein the cleave plane is disposed in the cleave layer at about a depth of highest concentration of germanium in the cleave layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (168)
Matsushita Takeshi,JPX ; Morita Etsuo,JPX ; Nakajima Tsuneo,JPX ; Hasegawa Hiroyuki,JPX ; Shingyouji Takayuki,JPX, A SOI substrate fabricating method.
Frank Walter (Burgkirchen DEX) Pemwieser Albert (Ach ATX) Spatzier Gerhard (Eggelsberg ATX), Apparatus and method of automatically separating stacked wafers.
Ovshinsky Stanford R. (Bloomfield Hills MI) Ovshinsky Herbert (Oak Park MI) Young Rosa (Troy MI), Apparatus for deposition of thin-film, solid state batteries.
Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
Matossian Jesse N. (Woodland Hills CA) Mikkola Paul H. (Saint Charles MI) Bartelt John L. (Camarillo CA), Evaluation of the extent of wear of articles.
Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
Myers ; Jr. Samuel M. ; Bishop Dawn M. ; Follstaedt David M., Impurity gettering in silicon using cavities formed by helium implantation and annealing.
Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Mansfield MA), Liquid crystal display having essentially single crystal transistors pixels and driving circuits.
Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
Clifton Mark B. (Robbinsville NJ) Flynn Richard M. (Noblesville IN) Verdi Fred W. (Lawrenceville NJ), Method for fabricating thin, strong, and flexible die for smart cards.
Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
Spitzer Mark B. (Sharon MA) Salerno Jack P. (Waban MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Mansfield MA) Vu Duy-Phach (Taunton MA) Zavracky Paul M. (Norwood MA), Method for manufacturing a semiconductor device using a circuit transfer film.
Vu Duy-Phach (Taunton MA) Dingle Brenda D. (Mansfield MA) Dingle Jason E. (Mansfield MA) Cheong Ngwe (Boston MA), Method for manufacturing a semiconductor device using a circuit transfer film.
Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
Woolhouse Geoffrey R. (White Plains NY) Huggins Harold A. (Hartsdale NY) Collins David W. (Watchung NJ), Method of cleaving semiconductor diode laser wafers.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Method of fabricating single crystal silicon arrayed devices for display panels.
Ohshima Jiro (Kawasaki JPX) Taka Shin-ichi (Kawasaki JPX) Ito Toshiyo (Yokohama JPX) Aoyama Masaharu (Fujisawa JPX), Method of gettering a semiconductor device and forming an isolation region therein.
Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
Deutscher Siegfried G. (Herzlia ILX) Grunbaum Enrique (Kfar Saba ILX), Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer.
Chen Ching-Hwa (Milpitas CA) Liu David (San Jose CA) Tran Duc (Saratoga CA), Method of treating an article with a plasma apparatus in which a uniform electric field is induced by a dielectric windo.
Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
Johnson Wayne L. (12019 S. Appaloosa Dr. Phoenix AZ 85044), Plasma generating apparatus employing capacitive shielding and process for using such apparatus.
Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
Kramler, Josef; Kuhn-Kuhnenfeld, Franz; Gerber, Hans-Adolf, Process for the manufacture of semiconductor wafers with a rear side having a gettering action.
Matsushita Takeshi,JPX ; Kusunoki Misao,JPX ; Tatsumi Takaaki,JPX, Semiconductor substrate and thin film semiconductor device, method of manufacturing the same, and anodizing apparatus.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Single crystal silicon arrayed devices for display panels.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Spitzer Mark B. (Sharon MA) Salerno Jack P. (Waban MA) Jacobsen Jeffrey (Hollister CA), Single crystal silicon arrayed devices for projection displays.
Vu Duy-Phach (Taunton MA) Dingle Brenda D. (Mansfield MA) Dingle Jason E. (Mansfield MA) Cheong Ngwe (Boston MA), Single crystal silicon tiles for liquid crystal display panels including light shielding layers.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA), Single crystal silicon transistors for display panels.
Komvopoulos Kyriakos (Orinda CA) Brown Ian G. (Berkeley CA) Wei Bo (Albany CA) Anders Simone (Albany CA) Anders Andre (Albany CA) Bhatia Singh C. (Morgan Hill CA), Surface treatment of magnetic recording heads.
Salerno Jack P. (Waban MA) Zavracky Paul M. (Norwood MA) Spitzer Mark B. (Sharon MA) Dingle Brenda (Mansfield MA), Transferred single crystal arrayed devices including a light shield for projection displays.
Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.
Dribinsky, Alexander; Kim, Tae Youn; Kelly, Dylan J.; Brindle, Christopher N., Circuit and method for controlling charge injection in radio frequency switches.
Dribinsky, Alexander; Kim, Tae Youn; Kelly, Dylan J.; Brindle, Christopher N., Circuit and method for controlling charge injection in radio frequency switches.
Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
Ranta, Tero Tapio; Bawell, Shawn; Greene, Robert W.; Brindle, Christopher N.; Englekirk, Robert Mark, Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Reedy, Ronald Eugene; Nobbe, Dan William; Ranta, Tero Tapio; Liss, Cheryl V.; Kovac, David, Methods and apparatuses for use in tuning reactance in a circuit device.
Bedell, Stephen W.; Fogel, Keith E.; Hekmatshoartabari, Bahman; Lauro, Paul A.; Li, Ning; Sadana, Devendra K.; Shahidi, Ghavam G.; Shahrjerdi, Davood, Removal of stressor layer from a spalled layer and method of making a bifacial solar cell using the same.
Takizawa, Ritsuo, SOI substrate and method for producing the same, solid-state image pickup device and method for producing the same, and image pickup apparatus.
Carroll, Michael; Kerr, Daniel Charles; Iversen, Christian Rye; Mason, Philip; Costa, Julio; Spears, Edward T., Semiconductor radio frequency switch with body contact.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.