$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Methods for securing components of semiconductor device assemblies to each other with hybrid adhesive materials 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
  • H01L-021/02
  • H01L-021/46
출원번호 US-0933889 (2004-09-02)
발명자 / 주소
  • Reeder,W. Jeff
  • Jiang,Tongbi
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    TraskBritt
인용정보 피인용 횟수 : 3  인용 특허 : 42

초록

A method for securing two or more semiconductor device components to one another is provided. A hybrid adhesive material, including a pressure-sensitive component and a curable component, is used to at least temporarily secure the semiconductor device components to each other. The pressure-sensitive

대표청구항

What is claimed is: 1. A method for securing at least two semiconductor device components to one another, comprising: applying an adhesive material comprising a pressure sensitive component and a curable component to at least a portion of a surface of a first semiconductor device component; placin

이 특허에 인용된 특허 (42) 인용/피인용 타임라인 분석

  1. Sheyon Gregory M. (Anderson SC) Aurichio Joseph A. (Anderson SC), Adhesively mountable die attach film.
  2. Bendat Zvi (East Brunswick NJ) Leggett David A. (North Plainfield NJ), Aligner bonder.
  3. Cipolla Thomas M. (Junction NY) Coteus Paul W. (Yorktown Heights NY) Johnson Glen W. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Oden Christopher W. (Brooklyn NY), Apparatus and method for inspection and alignment of semiconductor chips and conductive lead frames.
  4. VanNortwick John ; Clifford Scott, Apparatus for attaching adhesive tape to lead-on-chip leadframes.
  5. Ono Masanori,JPX, Apparatus for retaining a workpiece upon a workpiece support and method of manufacturing same.
  6. Mine Katsutoshi,JPX ; Mitani Osamu,JPX ; Nakayoshi Kazumi,JPX ; Tazawa Rikako,JPX, Curable organosiloxane compositions and semiconductor devices.
  7. Chan Man-Sheung (Aldan PA), Die attach adhesive composition.
  8. Iyer Shridhar R. ; Wong Pui Kwan, Die attach adhesive compositions.
  9. Iyer Shridhar R. ; Wong Pui Kwan, Die attach adhesive compositions.
  10. Farnworth Warren M. (Nampa ID) Smith Rockwell D. (Boise ID) Moden Walter L. (Boise ID), Dissimilar adhesive die attach for semiconductor devices.
  11. Nguyen Guy P. ; Edwards Carl, Flexible interpenetrating networks formed by epoxy-cyanate ester compositions via a polyamide.
  12. Sacks Jack (Thousand Oaks CA) Liudzius Valerie A. (Chatsworth CA) DeZotell Gary (Canoga Park CA) DeKlotz Richard E. (Moorpark CA), High speed pattern recognizer.
  13. Suzuki Yasunobu (Tokyo JPX) Chiba Seiichi (Tokyo JPX) Nishimura Akihiro (Tokyo JPX), Inner lead bonder.
  14. Grigg Ford B. ; Farnworth Warren M., LOC semiconductor assembled with room temperature adhesive.
  15. Burns Carmen D. (Austin TX), Lead-on-chip integrated circuit apparatus.
  16. Nguyen My N. (San Diego CA), Low temperature flexible die attach adhesive and articles using same.
  17. Nguyen My N. (San Diego CA) Chien Yuan Y. (San Diego CA), Low temperature flexible die attach adhesive and articles using same.
  18. Nguyen My N. (San Diego CA) Chien Yuan Y. (San Diego CA), Low temperature flexible die attach adhesive and articles using same.
  19. Nguyen My N. (San Diego CA) Chien Yuan Y. (San Diego CA), Low temperature flexible die attach adhesive and articles using same.
  20. Reeder, W. Jeff; Jiang, Tongbi, METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER.
  21. Reeder, W. Jeff; Jiang, Tongbi, METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER.
  22. W. Jeff Reeder ; Tongbi Jiang, METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER.
  23. Evers Sven, Method and apparatus for applying atomized adhesive to a leadframe for chip bonding.
  24. Corbett Tim J. (Boise ID) Moden Walter L. (Boise ID), Method and structure for attaching a semiconductor die to a lead frame.
  25. Wood Alan G. (Boise ID) Farnworth Warren M. (Boise ID) McGill George P. (Boise ID), Method for combining die attach and lead bond in the assembly of a semiconductor package.
  26. Stern Howard (Greenlawn NY) Yonescu William (Dix Hills NY) Vaiana Joseph (Miller Place NY) Mauro Alex (Wheatley Heights NY 4), Method for obtaining three-dimensional data from multiple parts or devices in a multi-pocketed tray.
  27. Ozaki, Takayuki, Method for recognizing a pellet pattern.
  28. Takahashi Michio (Yokohama JPX) Mita Tooru (Yokohama JPX) Nakagawa Yasuo (Chigasaki JPX) Hamada Toshimitsu (Yokohama JPX) Iwata Hisafumi (Yokohama JPX) Kaneda Aizo (Yokohama JPX) Serizawa Kouji (Fuji, Method of aligning and bonding tab inner leads.
  29. Banjo Toshinobu (Fukuoka JPX) Shika Kouji (Fukuoka JPX) Tanaka Minoru (Fukuoka JPX), Method of positioning lead frame on molding die to seal semiconductor element with resin.
  30. Ariye Makoto (Ebina JPX) Takeda Yasushi (Ebina JPX) Kawabe Katsuyoshi (Ebina JPX), Pellet bonding apparatus.
  31. Dietz Raymond L. (Georgetown MA) Peck David M. (Beverly MA), Polymeric adhesive paste.
  32. Saitoh Satoshi (Tokyo JPX) Terada Akihiro (Tokyo JPX), Probe apparatus for inspecting electrical characteristics of a microelectronic element.
  33. Ota Kazuya (Tokyo JPX) Komatsu Kouichirou (Tokyo JPX), Projection scanning exposure apparatus with synchronous mask/wafer alignment system.
  34. Nguyen My N. (San Diego CA), Rapidly curing adhesive and method.
  35. Aurichio Joseph A. (Anderson SC), Removal of semiconductor wafers from dicing film.
  36. George Clayton A. ; Johnson Michael A. ; Willett Peggy S., Sealing method and article.
  37. Mitani Osamu,JPX ; Nakayoshi Kazumi,JPX ; Tazawa Rikako,JPX ; Mine Katsutoshi,JPX, Silicone die attach adhesive, method for the fabrication of semiconductor devices, and semiconductor devices.
  38. Ricketson Tommy H. (Danboro PA) Shah Gautam N. (Norristown PA) Bram Bruce M. (Perkasie PA) Tehrani Mohmod M. (Paoli PA), Smart indexing head for universal lead frame work station.
  39. DiSalvo, Anthony L.; Kim, Ki-Soo, Solventless, polyimide-modified epoxy composition.
  40. Spigarelli Donald J. (Carlisle MA) DeCarlo John M. (York ME), System for placement and mounting of fine pitch integrated circuit devices.
  41. Goswami Jagadish C. (New City NY) Aurichio Joseph A. (Anderson SC) Zingaro Joseph R. (Fairfield CT), Thermally stable adhesive.
  42. Kono Takashi (Tokyo JPX), Wire bonding apparatus.

이 특허를 인용한 특허 (3) 인용/피인용 타임라인 분석

  1. Alcoe, David J.; Calmidi, Varaprasad V., Flexible circuit electronic package with standoffs.
  2. Reeder,W. Jeff; Jiang,Tongbi, Methods for securing components of semiconductor device assemblies to each other with adhesive materials that include pressure-sensitive and curable components.
  3. Wu,Yung Wen; Ju,Chiping, System and method for matching chip and package terminals.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로