$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Method of making a contact structure with a distinctly formed tip structure 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01R-043/20
출원번호 US-0846490 (2001-04-30)
발명자 / 주소
  • Eldridge,Benjamin Niles
  • Grube,Gary William
  • Khandros,Igor Yan
  • Mathieu,Gaetan L.
출원인 / 주소
  • FormFactor, Inc.
인용정보 피인용 횟수 : 19  인용 특허 : 114

초록

A probe card assembly includes a probe card, a space transformer having resilient contact structures (probe elements) mounted directly to (i.e., without the need for additional connecting wires or the like) and extending from terminals on a surface thereof, and an interposer disposed between the spa

대표청구항

What is claimed is: 1. Method of fabricating tip structures for ends of contact structures, comprising: depositing at least one layer of at least one conductive material on a surface of a substrate; depositing a layer of masking material atop the at least one conductive layer; patterning openings i

이 특허에 인용된 특허 (114) 인용/피인용 타임라인 분석

  1. Driller Hubert (Schmitten DEX) Mang Paul (Schmitten DEX), Adapter arrangement for electrically connecting flat wire carriers.
  2. Pasiecznik ; Jr. John (Malibu CA), Apparatus for testing integrated circuits.
  3. Arnio Barbara E. (Middletown CT) Burdick Lynn E. (Hampton CT) Owens Mark J. (Vernon CT) St. Lawrence Mike (Thompson CT) Simpson Scott S. (Woodstock CT), Array connector.
  4. Locke Barbara E. (Deep River CT) Burdick Lynn E. (Hampton CT) Owens Mark J. (Phoenix AZ) St. Lawrence Michael (Thompson CT) Simpson Scott S. (Woodstock CT), Array connector.
  5. Riseman Jacob (Poughkeepsie NY), Beam-lead integrated circuit structure and method for making the same including automatic registration of beam-leads wit.
  6. Petlock ; Jr. William (819 N. Concord St. Santa Ana CA 92701), Bellows-type electrical test contact.
  7. Toda Akitoshi (Tokyo JPX) Matsuyama Katsuhiro (Tokyo JPX), Cantilever chip for scanning probe microscope.
  8. Yasue Takao (Itami JPX) Nishioka Tadashi (Itami JPX), Cantilever for atomic force microscope and method of manufacturing the cantilever.
  9. Ohkubo Masao (Tokyo JPX) Yoshimitsu Yasuro (Tokyo JPX), Complex probe card for testing a semiconductor wafer.
  10. Kwon Oh-Kyong (Richardson TX) Malhi Satwinder (Garland TX) Hashimoto Masahi (Garland TX), Compliant contact pad.
  11. Khandros Igor Y. ; Mathieu Gaetan L., Composite interconnection element for microelectronic components, and method of making same.
  12. Tsuji Hiroki (Yokohama JPX) Kawano Kyoichiro (Yokohama JPX) Murase Teruo (Yokohama JPX), Connecting apparatus.
  13. Matsumoto Kunio (Yokohama JPX) Oshima Muneo (Yokohama JPX) Sakaguchi Suguru (Chigasaki JPX), Connecting structure for electronic part and method of manufacturing the same.
  14. Boegh-Petersen Allan (Flongvaenget 14 Hedehusene DK-2640 DKX), Connector assembly for a circuit board testing machine, a circuit board testing machine, and a method of testing a circu.
  15. Reid Gilbert R. (Norristown PA), Connector for pin type integrated circuit packages.
  16. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  17. Krger Gustave (Herrenberg DEX), Contact for multicontact probe assembly.
  18. Shino Katsuhide (Kyoto JPX), Contact pin.
  19. Byrnes Herbert P. (Poughkeepsie NY) Wahl Richard (Fishkill NY), Contact probe assembly having rotatable contacting probe elements.
  20. Khandros Igor Y. ; Mathieu Gaetar L., Contact structure device for interconnections, interposer, semiconductor assembly and package using the same and method.
  21. Krger Gustav (Herrenberg DEX) Hinnerwisch Sven (Nufringen DEX), Contactor for an electronic tester.
  22. Chasek Norman E. (24 Briar Brae Rd. Stamford CT 06903), Cross correlated doppler radar/infra red velocity and presence sensor.
  23. Duerig Urs T. (Ruschlikon CHX) Gimzewski James K. (Zurich CHX) Pohl Wolfgang D. (Adliswil CHX), Direct access storage unit using tunneling current techniques.
  24. Landis Richard C. (Shelton CT), Direct interconnection for use between a semiconductor and a pin connector or the like.
  25. Crowley Richard N. (Aloha OR), Driven guard probe card.
  26. Hsia Liang-Choo (Mastic Beach NY) McAndrew Thomas P. (Macungie PA) Stuebner Fred E. (La Grangeville NY), Elastomeric connectors for electronic packaging and testing.
  27. DiFrancesco Louis (Hayward CA), Electrical interconnect using particle enhanced joining of metal surfaces.
  28. Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
  29. Kwon Oh-Kyong (Plano TX) Hashimoto Masashi (Garland TX) Malhi Satwinder (Garland TX) Born Eng C. (Richardson TX), Full wafer integrated circuit testing device.
  30. Braun Robert E. (Norristown PA), Hermetic integrated circuit package for high density high power applications.
  31. Beaman Brian Samuel ; Fogel Keith Edward ; Lauro Paul Alfred ; Norcott Maurice Heathcote ; Shih Da-Yaun, High density cantilevered probe for electronic devices.
  32. Grabbe Dimitry G. (Middletown PA), High density electrical connector system.
  33. Brian Samuel Beaman ; Keith Edward Fogel ; Paul Alfred Lauro ; Maurice Heathcote Norcott ; Da-Yuan Shih ; George Frederick Walker, High density integrated circuit apparatus, test probe and methods of use thereof.
  34. Babuka, Robert; Piechota, John L.; Poch, Leonard J., High density planar interconnected integrated circuit package.
  35. Parrish Frank, High density printed circuit board.
  36. Whann Welton B. (San Diego CA) Elizondo Paul M. (Escondido CA), High density probe card.
  37. Bove Ronald (Wappingers Falls NY) Hubacher Eric M. (Wappingers Falls NY), High density wafer contacting and test system.
  38. Kwon On-Kyong (Plano TX) Hashimoto Masashi (Garland TX) Malhi Satwinder (Garland TX), High performance test head and method of making.
  39. Ikedo Yuji (Saitama JPX) Okajima Takahiro (Saitama JPX) Tashiro Yasuyuki (Saitama JPX), Information reader for disk player.
  40. Khandros Igor Y. ; Pedersen David V. ; Eldridge Benjamin N. ; Roy Richard S. ; Mathieu Gaetan, Interconnect assemblies and methods including ancillary electronic component connected in immediate proximity of semiconductor device.
  41. Carlomagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  42. Carlommagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  43. Perry Charles H. (Poughkeepsie NY) Bauer Tibor L. (Hopewell Junction NY) Long David C. (Wappingers Falls NY) Pickering Bruce C. (Wappingers Falls NY) Vittori Pierre C. (Cold Spring NY), Interface card for a probe card assembly.
  44. Frost Keith A. (Redding CA) Harns Timothy (Palo Cedro CA) Simmons Ronald D. (Redding CA), Interface system for interfacing a device tester to a device under test.
  45. Bargain Raymond (Sartrouville FRX) Riverie Jean (Limours FRX) Ollivier Jean-Francois (Versailles FRX), Intermediate connector for use between a printed circuit card and a substrate for electronic circuits.
  46. Ostman ; Barry I. ; Roberts ; Joseph A., Jumper cable.
  47. Lee Shaw Wei (10410 Miller Ave. Cupertino CA 95014), Known good die test apparatus and method.
  48. Mallik Debendra (Chandler AZ) Bhattacharyya Bidyut K. (Chandler AZ), Lead grid array integrated circuit.
  49. Kee David R. (Richardson TX), Leads for semiconductor chip assembly and method.
  50. Littlebury Hugh W. (Chandler AZ) Simmons Marion I. (Tempe AZ), Low resistance probe for semiconductor.
  51. Leedy Glenn J. (1061 E. Mountain Dr. Santa Barbara CA 93108), Making and testing an integrated circuit using high density probe points.
  52. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Making discrete power connections to a space transformer of a probe card assembly.
  53. Kasukabe Susumu (Yokohama JPX) Takagi Ryuichi (Tokyo JPX), Manufacturing method of a probe head for semiconductor LSI inspection apparatus.
  54. Crumly William R. (Anaheim CA), Membrane connector with stretch induced micro scrub.
  55. Farnworth Warren ; Wood Alan, Method and apparatus for manufacturing known good semiconductor die.
  56. Akram Salman (Boise ID) Farnworth Warren M. (Nampa ID) Wood Alan G. (Boise ID), Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice.
  57. Kim Sang Y. (Kyoungki-do KRX), Method for fabricating low resistance contacts of semiconductor device.
  58. Akram Salman (Boise ID) Farnworth Warren M. (Nampa ID) Wood Alan G. (Boise ID), Method for forming an interconnect having a penetration limited contact structure for establishing a temporary electrica.
  59. Ho Yu Q. (Kanata CAX) Jolly Gurvinder (Orleans CAX) Emesh Ismail T. (Cumberland CAX), Method for forming interconnect structures for integrated circuits.
  60. Kister January, Method for making a probe preserving a uniform stress distribution under deflection.
  61. Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Method for manufacturing a probe.
  62. Lum Thomas F. (Austin TX) Wenzel James F. (Austin TX), Method for probing a semiconductor wafer.
  63. Ports Kenneth A. (Indialantic FL) St. Clair Thomas R. (Melbourne FL), Method for qualifying biased burn-in integrated circuits on a wafer level.
  64. Busacco Raymond A. (Lake Ariel PA) Chapin Fletcher W. (Vestal NY) Dranchak David W. (Endwell NY) Molla Jaynal A. (Endicott NY) Saxenmeyer ; Jr. George J. (Apalachin NY) Topa Robert D. (Binghamton NY), Method of forming a conductive end portion on a flexible circuit member.
  65. Albrecht Thomas R. (Stanford CA) Akamine Shinya (Stanford CA) Carver Thomas E. (Mountain View CA) Zdeblick Mark J. (Los Altos Hills CA), Method of forming microfabricated cantilever stylus with integrated pyramidal tip.
  66. Leedy Glenn J. (1061 E. Mountain Dr. Santa Barbara CA 93108), Method of making and testing an integrated circuit.
  67. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of making contact tip structures.
  68. Wang Scott W. (Sunnyvale CA) Thomas Mammen (San Jose CA) Ko Wen C. (San Jose CA), Method of making improved lateral polysilicon diode by treating plasma etched sidewalls to remove defects.
  69. Cuneo Edward A. (Westminster CA) Montei Harold R. (Rowland Heights CA) Olivieri Michael (Alta Loma CA), Method of making pressure point contact system.
  70. Khandros Igor Y., Method of making raised contacts on electronic components.
  71. Shimada Yasuhiro (Atsugi JPX) Okamura Yoshimasa (Tokyo JPX) Takamatsu Osamu (Atsugi JPX) Nakayama Masaru (Atsugi JPX) Yanagisawa Yoshihiro (Isehara JPX), Method of manufacturing a tip for scanning tunneling microscope using peeling layer.
  72. Nelson Gregory H. (Gilbert AZ), Method of manufacturing an interconnect device having coplanar contact bumps.
  73. Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
  74. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y ; Mathieu Gaetan L., Method of modifying the thickness of a plating on a member by creating a temperature gradient on the member, applications for employing such a method, and structures resulting from such a method.
  75. Quate Calvin F. (Stanford CA) Minne Stephen Charles (Danville IL), Method of performing lithography using cantilever array.
  76. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of planarizing tips of probe elements of a probe card assembly.
  77. Warren M. Farnworth ; Malcolm Grief ; Gurtej S. Sandhu, Methods of forming apparatuses and a method of engaging electrically conductive test pads on a semiconductor substrate.
  78. Palagonia Anthony Michael ; Pikna Paul Joseph ; Maddix John Thomas, Micro probe assembly and method of fabrication.
  79. Carver Thomas E. (Mountain View CA), Microcasting of microminiature tips.
  80. Fjelstad Joseph (Sunnyvale CA) Smith John W. (Palo Alto CA) Distefano Thomas H. (Monte Sereno CA) Zaccardi James (Sunnyvale CA) Walton A. Christian (Belmont CA), Microelectronic contacts with asperities and methods of making same.
  81. DiStefano Thomas H. (Monte Sereno CA) Smith ; Jr. John W. (Austin TX), Microelectronics unit mounting with multiple lead bonding.
  82. Marcus Robert B. (133 Colchester Rd. Murray Hill NJ 07974) Carr William N. (W. Milford NJ), Microprobe.
  83. Benarr, Garry M.; Burns, Terry A.; Walker, William J., Pinless connector interposer and method for making the same.
  84. Boyd David M. (Palmyra PA) Bradley Morgan J. (Harrisburg PA) Walburn Douglas M. (Harrisburg PA), Planar array connector and flexible contact therefor.
  85. Pai Deepak K. (Burnsville MN) Krinke Terrance A. (Roseville MN), Plated compliant lead.
  86. Driller Hubert (Schmitten DEX) Mang Paul (Schmitten DEX), Printed circuit board testing device with foil adapter.
  87. Iino Shinji (Yamanashi JPX) Kubota Tamio (Kofu JPX) Yokota Keiichi (Nirasaki JPX), Probe card.
  88. Higgins H. Dan (323 E. Redfield Chandler AZ 85225), Probe card apparatus.
  89. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly.
  90. Eldridge, Benjamin Niles; Grube, Gary William; Khandros, Igor Yan; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  91. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Probe card assembly and kit, and methods of using same.
  92. Higgins H. Dan ; Pandey Rajiv ; Armendariz Norman J. ; Bates R. Dennis, Probe card assembly for high density integrated circuits.
  93. Trenary Dale T. (San Jose CA), Probe card for integrated circuit chip.
  94. Monnet Ren (Seyssinet-Pariset FRX) Perrin Maurice (Saint Etienne de Crossey FRX), Probe card for testing integrated circuit chips.
  95. Liu Jui-Hsiang (Chandler AZ) Olsen Dennis R. (Scottsdale AZ), Probe card for testing unencapsulated semiconductor devices.
  96. Garretson Oliver R. (Woughton Park GBX) Watson Gordon W. (North Hill GBX), Probe device for testing an integrated circuit.
  97. Takagi Ryouichi (Hyogo JPX) Tada Tetsuo (Hyogo JPX) Kohara Masanobu (Hyogo JPX), Probe plate used for testing a semiconductor device, and a test apparatus therefor.
  98. Janko Bozidar (Portland OR) Garuts Valdis E. (Beaverton OR) Saunders J. Lynn (Hillsboro OR), Probe with microstrip transmission lines.
  99. Nakano Shoukichi (Kawasaki JPX), Prober for semiconductor integrated circuit element wafer.
  100. Kondo Hiroshi (Osaka JPX) Yoshizawa Tetsuo (Yokohama JPX) Miyazaki Toyohide (Ibaraki JPX) Sakaki Takashi (Tokyo JPX) Terayama Yoshimi (Odawara JPX) Tamura Yoichi (Tokyo JPX) Okabayashi Takahiro (Toky, Process for preparing electrical connecting member.
  101. Morton Robert M. (Hopewell Junction NY) Perlmann Ariel L. (Poughkeepsie NY), Programmable interface contactor structure.
  102. Otsuka Kanji (Higashiyamato JPX) Kato Masao (Hadano JPX) Kumagai Takashi (Isehara JPX) Usami Mitsuo (Ohme JPX) Kuroda Shigeo (Ohme JPX) Sahara Kunizo (Nishitama JPX) Yamada Takeo (Koganei JPX) Miyamo, Semiconductor device having leads for mounting to a surface of a printed circuit board.
  103. Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Semiconductor structure and method of manufacture.
  104. Ruf Alexander (Mainz DEX) Abraham Michael (Mainz DEX) Lacher Manfred (Mainz DEX) Zetterer Thomas (Schwabenheim DEX) Dietrich Thomas R. (Frankfurt DEX), Sensor head for use in atomic force microscopy and method for its production.
  105. Baba Masaharu (Yokohama JPX), Socket for baseless lamp.
  106. Briggs Merton Darrell ; Miller Alfred H., Socket including centrally distributed test tips for testing unpackaged singulated die.
  107. Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
  108. Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Solder mass having conductive encapsulating arrangement.
  109. White William J. (Chelmsford MA) Ortolf James M. (Acton MA), Spring finger interconnect for IC chip carrier.
  110. Selvin Gerald J. (Huntington Beach CA), Submersible pipe electrical cable assembly.
  111. Grabbe Dimitry G. (Middletown PA) Korsunsky Iosif (Harrisburg PA) Ringler Daniel R. (Elizabethville PA), Surface mount electrical connector.
  112. Beaman Brian Samuel ; Fogel Keith Edward ; Lauro Paul Alfred ; Norcott Maurice Heathcote ; Shih Da-Yuan ; Walker George Frederick, Test probe for high density integrated circuits, methods of fabrication thereof and methods of use thereof.
  113. Barsotti Christina C. (Vancouver WA) Schamel Alfred H. (West Linn OR), Wafer probe with transparent loading member.
  114. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Wafer-level test and burn-in, and semiconductor process.

이 특허를 인용한 특허 (19) 인용/피인용 타임라인 분석

  1. Cooper,Timothy E.; Eldridge,Benjamin N.; Reynolds,Carl V.; Shenoy,Ravindra Vaman, Apparatus and method for limiting over travel in a probe card assembly.
  2. Lee, NamSeok; Yoo, SoonSung, Apparatus and method for manufacturing a flexible display device.
  3. Gritters, John K., Extended probe tips.
  4. Kojima,Akio, Flat portions of a probe card flattened to have same vertical level with one another by compensating the unevenness of a substrate and each identical height needle being mounted on the corresponding flat portion through an adhesive.
  5. Audette, David M.; Conti, Dennis R.; Knox, Marc D.; Wagner, Grant W., Low force wafer test probe with variable geometry.
  6. Giannuzzi, Lucille A., Method for ex-situ lift-out specimen preparation.
  7. Eslamy, Mohammad; Pedersen, David V.; Cobb, Harry D., Method of fabricating segmented contactor.
  8. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S., Method of making a contact.
  9. Eslamy, Mohammad; Pedersen, David V.; Cobb, Harry D., Method of repairing segmented contactor.
  10. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out.
  11. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  12. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  13. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  14. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  15. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S., Microprobe tips and methods for making.
  16. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S.; Bang,Christopher A., Microprobe tips and methods for making.
  17. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  18. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Probe devices formed from multiple planar layers of structural material with tip regions formed from one or more intermediate planar layers.
  19. Salmon, Jay; Swart, Roy E.; Liew, Brandon, Probe head assemblies and probe systems for testing integrated circuit devices.

활용도 분석정보

상세보기
다운로드
내보내기

활용도 Top5 특허

해당 특허가 속한 카테고리에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로