Methods for marking a packaged semiconductor die including applying tape and subsequently marking the tape
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
H01L-021/44
H01L-021/02
H01L-021/48
H01L-021/50
H01L-021/46
출원번호
US-0778277
(2004-02-13)
발명자
/ 주소
Tandy,William D.
Street,Bret K.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
TraskBritt
인용정보
피인용 횟수 :
6인용 특허 :
280
초록▼
The present invention provides a method and apparatus for marking a semiconductor wafer or device. The method and apparatus have particular application to wafers or devices which have been subjected to a thinning process, including backgrinding in particular. The present method comprises reducing th
The present invention provides a method and apparatus for marking a semiconductor wafer or device. The method and apparatus have particular application to wafers or devices which have been subjected to a thinning process, including backgrinding in particular. The present method comprises reducing the cross-section of a wafer or device, applying a tape having optical energy-markable properties over a surface or edge of the wafer or device, and exposing the tape to an optical energy source to create an identifiable mark. A method for manufacturing an integrated circuit chip and for identifying a known good die are also disclosed. The apparatus of the present invention comprises a multilevel laser-markable tape for application to a bare semiconductor die. In the apparatus, an adhesive layer of the tape provides a homogenous surface for marking subsequent to exposure to electromagnetic radiation.
대표청구항▼
What is claimed is: 1. A method of marking a packaged semiconductor device comprising: providing a semiconductor die having a reduced cross-section in wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a
What is claimed is: 1. A method of marking a packaged semiconductor device comprising: providing a semiconductor die having a reduced cross-section in wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 2. The method of claim 1, wherein the packaged semiconductor device comprises at least one integrated circuit semiconductor die. 3. The method of claim 1, wherein applying the tape to the at least a portion of the surface of the packaged semiconductor device includes applying the tape to an edge portion of the packaged semiconductor device. 4. The method of claim 3, wherein exposing the at least a portion of the tape to optical energy includes exposing the tape on the edge portion of the packaged semiconductor device. 5. The method of claim 1, wherein the optical energy-markable properties of the tape are embedded within the tape. 6. The method of claim 1, wherein the optical energy-markable properties of the tape comprise properties of at least one adhesive layer affixed to the tape. 7. The method of claim 6, wherein the at least one adhesive layer is selected from one of thiolene, poly-paraxylylene (Paralene), urethanes, silicones, epoxies, acrylics, or combinations of any thereof. 8. The method of claim 6, wherein the at least one adhesive layer is UV-sensitive. 9. The method of claim 6, wherein the at least one adhesive layer includes a multilayer adhesive having a first outermost layer comprising a mixture of electromagnetic radiation-curable components and a second layer disposed between the tape and the first outermost layer. 10. The method of claim 1, further comprising: applying a second tape over at least a portion of a surface of the tape; and exposing at least a portion of the second tape. 11. The method of claim 10, wherein the second tape is a carrier tape. 12. The method of claim 11, wherein the carrier tape includes a carrier tape having translucent properties. 13. The method of claim 11, wherein the second tape includes a tape having optical energy-markable properties. 14. The method of claim 1, wherein the tape comprises polytetrafluoroethylene tape. 15. The method of claim 1, wherein exposing at least a portion of the tape to optical energy comprises exposing the at least a portion of the tape to one of an Nd:YAG laser (yttrium aluminum garnet), an Nd:YLP laser (pulsed ytterbium fiber), or a carbon dioxide laser. 16. The method of claim 1, wherein exposing the at least a portion of the tape to optical energy includes exposing the at least a portion of the tape to an ultraviolet light source. 17. The method of claim 16, wherein the tape is comprised of a UV-penetrable polyvinyl chloride tape with an acrylic UV-sensitive adhesive disposed thereon. 18. The method of claim 1, wherein the tape includes a tape having antistatic capacities. 19. The method of claim 1, wherein the tape includes a tape of a thermally dissipating material. 20. The method of claim 1, wherein the tape includes a tape having a coefficient of thermal expansion substantially similar to that of the packaged semiconductor device. 21. The method of claim 1, wherein forming the mark includes one of heating, chemically reacting, or transferring materials comprising the tape. 22. A method of marking a packaged semiconductor device having a semiconductor die comprising: providing a semiconductor die in wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 23. The method of claim 22, wherein the packaged semiconductor device comprises at least one integrated circuit semiconductor die. 24. The method of claim 22, wherein applying the tape to the at least a portion of a surface of the packaged semiconductor device includes applying the tape to an edge portion of the packaged semiconductor device. 25. The method of claim 24, wherein exposing the at least a portion of the tape to optical energy includes exposing the tape on the edge portion of the packaged semiconductor device. 26. The method of claim 22, wherein the optical energy-markable properties of the tape are embedded within the tape. 27. The method of claim 22, wherein the optical energy-markable properties of the tape comprise properties of at least one adhesive layer affixed to the tape. 28. The method of claim 27, wherein the at least one adhesive layer is selected from one of thiolene, poly-paraxylylene (Paralene), urethanes, silicones, epoxies, acrylics, or combinations of any thereof. 29. The method of claim 27, wherein the at least one adhesive layer is UV-sensitive. 30. The method of claim 27, wherein the at least one adhesive layer includes a multilayer adhesive having a first outermost layer comprising a mixture of electromagnetic radiation-curable components and a second layer disposed between the tape and the first outermost layer. 31. The method of claim 22, further comprising: applying a second tape over at least a portion of a surface of the tape; and exposing at least a portion of the second tape. 32. The method of claim 31, wherein the second tape is a carrier tape. 33. The method of claim 32, wherein the carrier tape includes a carrier tape having translucent properties. 34. The method of claim 32, wherein the second tape includes a tape having optical energy-markable properties. 35. The method of claim 22, wherein the tape comprises polytetrafluoroethylene tape. 36. The method of claim 22, wherein exposing the at least a portion of the tape to optical energy comprises exposing the at least a portion of the tape to one of an Nd:YAG laser (yttrium aluminum garnet), an Nd:YLP laser (pulsed ytterbium fiber), or a carbon dioxide laser. 37. The method of claim 22, wherein exposing the at least a portion of the tape to optical energy includes exposing the at least a portion of the tape to an ultraviolet light source. 38. The method of claim 37, wherein the tape is comprised of a UV-penetrable polyvinyl chloride tape with an acrylic UV-sensitive adhesive disposed thereon. 39. The method of claim 22, wherein the tape includes a tape having antistatic capacities. 40. The method of claim 22, wherein the tape includes a tape of a thermally dissipating material. 41. The method of claim 22, wherein the tape includes a tape having a coefficient of thermal expansion substantially similar to that of the packaged semiconductor device. 42. The method of claim 22, wherein forming the mark includes at least one of heating, chemically reacting, or transferring materials comprising the tape. 43. A method of marking a semiconductor die comprising: providing a semiconductor die having a reduced cross-section in wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 44. The method of claim 43, wherein the semiconductor die comprises at least one integrated circuit semiconductor die. 45. The method of claim 43, wherein applying the tape to the at least a portion of the surface of the semiconductor die includes applying the tape to an edge portion of the semiconductor die. 46. The method of claim 45, wherein exposing the at least a portion of the tape to optical energy includes exposing the tape on the edge portion of the semiconductor die. 47. The method of claim 43, wherein the optical energy-markable properties of the tape are embedded within the tape. 48. The method of claim 43, wherein the optical energy-markable properties of the tape comprise properties of at least one adhesive layer affixed to the tape. 49. The method of claim 48, wherein the at least one adhesive layer is selected from one of thiolene, poly-paraxylylene (Paralene), urethanes, silicones, epoxies, acrylics, or combinations of any thereof. 50. The method of claim 48, wherein the at least one adhesive layer is UV-sensitive. 51. The method of claim 48, wherein the at least one adhesive layer includes a multilayer adhesive having a first outermost layer comprising a mixture of electromagnetic radiation-curable components and a second layer disposed between the tape and the first outermost layer. 52. The method of claim 43, further comprising: applying a second tape over at least a portion of a surface of the tape; and exposing at least a portion of the second tape. 53. The method of claim 52, wherein the second tape is a carrier tape. 54. The method of claim 53, wherein the carrier tape includes a carrier tape having translucent properties. 55. The method of claim 53, wherein the second tape includes a tape having optical energy-markable properties. 56. The method of claim 43, wherein the tape comprises polytetrafluoroethylene tape. 57. The method of claim 43, wherein exposing the at least a portion of the tape to optical energy comprises exposing the at least a portion of the tape to one of an Nd:YAG laser (yttrium aluminum garnet), an Nd:YLP laser (pulsed ytterbium fiber), or a carbon dioxide laser. 58. The method of claim 43, wherein exposing the at least a portion of the tape to optical energy includes exposing the at least a portion of the tape to an ultraviolet light source. 59. The method of claim 58, wherein the tape is comprised of a UV-penetrable polyvinyl chloride tape with an acrylic UV-sensitive adhesive disposed thereon. 60. The method of claim 43, wherein the tape includes a tape having antistatic capacities. 61. The method of claim 43, wherein the tape includes a tape of a thermally dissipating material. 62. The method of claim 43, wherein the tape includes a tape having a coefficient of thermal expansion substantially similar to that of the packaged semiconductor device. 63. The method of claim 43, wherein forming the mark includes one of heating, chemically reacting, or transferring materials comprising the tape. 64. A method of marking a packaged semiconductor device comprising: providing a semiconductor die having a reduced cross-section in sliced wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 65. A method of marking a packaged semiconductor device having a semiconductor die comprising: providing a semiconductor die in sliced wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 66. A method of marking a semiconductor die comprising: providing a semiconductor die having a reduced cross-section in sliced wafer form; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 67. A method of marking a packaged semiconductor device comprising: providing a semiconductor die having a reduced cross-section as a portion of a wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 68. A method of marking a packaged semiconductor device having a semiconductor die comprising: providing a semiconductor die as a portion of a wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 69. A method of marking a semiconductor die comprising: providing a semiconductor die having a reduced cross-section as a portion of a wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 70. A method of marking a packaged semiconductor device comprising: providing a semiconductor die having a reduced cross-section as a portion of a sliced wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 71. A method of marking a packaged semiconductor device having a semiconductor die comprising: providing the semiconductor die as a portion of a sliced wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark. 72. A method of marking a semiconductor die comprising: providing a semiconductor die having a reduced cross-section as a portion of a sliced wafer; packaging the semiconductor die forming a packaged semiconductor device, the packaged semiconductor device having a surface; applying a tape having optical energy-markable properties to at least a portion of the surface of the packaged semiconductor device; subsequently exposing at least a portion of the tape to optical energy; and forming a mark.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (280)
Martin Lawrence L. (Maplewood MN) O\Neill David G. (Woodbury MN) David Moses M. (Woodbury MN), Abrasive article having a diamond-like coating layer and method for making same.
Speller ; Jr. Thomas H. ; Kittelberger Bernhard,DEX ; Kellner Robert J. ; Andrews Mark J. ; Roberts Bradley M., Apparatus and method for actuating tooling.
Klug Mark W. (San Diego CA) Toth Thomas E. (San Diego CA) Guenther Theodore C. (San Diego CA) Twite Martin (Coronado CA) Tsurishima Kazuyuki (Saitama JPX) Tani Mitsuaki (Saitama JPX) Baba Minoru (Sai, Apparatus for automatic handling.
Stern Howard (Greenlawn NY) Yonescu William E. (Smithtown NY) Mauro Alex (Holbrook NY), Apparatus for obtaining three-dimensional data from multiple parts or devices in a multi-pocketed tray.
Hensel Bernd,DEX ; Hofmann Friedrich,DEX ; Koop Hermann,DEX ; Reus Manfred,DEX ; Feick Eberhard,DEX, Apparatus for the production of exposed and metallized substrates.
Caccoma George Anthony (Poughkeepsie NY) Castrucci Paul Philip (Poughkeepsie NY) Druschel William Otto (Granite Springs NY), Automated integrated circuit manufacturing system.
Tverdy Mark A. ; Layer William C. ; Kress Lothar R. ; Matthews Eric M., Automated multi-chip module handler, method of module handling, and module magazine.
Bond Robert H. (Carrollton TX) Swendrowski Steven (The Colony TX) Olla Michael A. (Flower Mound TX) Morrison Barry L. (Bedford TX) Parkinson Ricky (Lewisville TX) Garrison Linn (Garland TX) Pace John, Chip selection in automatic assembly of integrated circuit.
William Man-Wai Tong ; John S. Taylor ; Scott D. Hector ; Pawitter J. S. Mangat ; Alan R. Stivers ; Patrick G. Kofron ; Matthew A. Thompson, Coatings on reflective mask substrates.
Boucher Bernard J. (Fitchburg MA) Dinsmore Kerry S. (Nashua NH) Malesky John A. (Auburn MA) Brochu Douglas A. (Manchester NH), Component reclamation apparatus and method.
Takeyama Jun (Yokkaichi JPX), Connector inspecting apparatus having size regulating member for retainer test fitting probes external to the connetor f.
Douglas Arthur E. (Lynchburg VA) Drinkard Tye C. (Forest VA) Shorter Norwood P. (Brookneal VA), Cover assembly for removably mounted electronic equipment.
Harringer Robert V. (Joliet IL) Nadherny Frank J. (Downers Grove IL) Rada Robert O. (Brookfield IL), Device for inserting and extracting circuit modules with dual-in-line leads.
Grollimund Everett C. (Midlothian VA) Martin Peter (Richmond VA), Dual path web transport and processing apparatus with radiant energy directing means.
Shah Arun J. (Hanover Park IL) McClung David W. (Bridgeview IL) Hopfer Albert N. (Park Ridge IL) Linderman Richard J. (Wood Dale IL) Zafar Saeed (Park Ridge IL), Electrical connectors and IC chip tester embodying same.
Prinz Fritz B. (5801 Northumberland St. Pittsburgh PA 15217) Weiss Lee E. (6558 Darlington Rd. Pittsburgh PA 15217) Siewiorek Daniel P. (1259 Bellerock St. Pittsburgh PA 15217), Electronic packages and smart structures formed by thermal spray deposition.
Fillion Raymond A. (Niskayuna NY) Woinarowski Robert J. (Ballston Lake NY) Gdula Michael (Knox NY) Cole Herbert S. (Burnt Hills NY) Wildi Eric J. (Niskayuna NY) Daum Wolfgang (Schenectady NY), Embedded substrate for integrated circuit modules.
Ikeya Hirotoshi (Yokosuka JPX) Higashi Michiya (Kawasaki JPX), Epoxy resin composition, and resin-sealed semiconductor device in which this composition is used.
Scott Patrick M. (Newark Valley NY) Glovatsky Andrew Z. (Ypsilanti MI) Mele Michael A. (Endicott NY), Hermetically sealed high density multi-chip package.
Neugebauer ; deceased Constantine A. (late of Schenectady NY by Martha M. Neugebauer ; executrix) Wojnarowski Robert J. (Ballston Lake NY), Hermetically sealed packaged electronic system.
Grant William R. (Boise ID) Layer William C. (Boise ID) Morales Refugio C. (Boise ID) Wirz Deanna K. (Boise ID), Integrated circuit marking and inspecting system.
Schnetzer John F. (Bolton CT) Shaney Mitchell L. (North Windham CT) Centracchio Michael A. (Springfield MA) Szewczyk Richard S. (Madison CT), Laser material processing apparatus and a work table therefor.
Riddle Thomas A. (San Francisco CA) Geerke Johan H. (Los Altos CA) Minton Keith P. (San Jose CA), Laser tablet treatment system with dual access to tablet.
Dowling Terence S. (San Ramon CA) Dompe Robert J. (Cupertino CA) Heard Harry G. (Woodside CA) Hazard Keith K. (Rosslyn VA), Laser-excited marking system.
Bond Robert H. (Carrollton TX) Swendrowski Steven (The Colony TX) Olla Michael A. (Flower Mound TX) Morrison Barry L. (Bedford TX), Manipulation and handling of integrated circuit dice.
Oshima Mitsuaki,JPX ; Gotoh Yoshiho,JPX, Mark forming apparatus, method of forming laser mark on optical disk, reproducing apparatus, optical disk and method of.
Hosoya Kimio (Kawasaki JPX) Teruya Yoshihiro (Kawasaki JPX) Kobayashi Yasushi (Kawasaki JPX), Method and apparatus for cutting patterns of printed wiring boards and method and apparatus for cleaning printed wiring.
Ootsuka Shigeharu (Kagamihara JPX) Mizuno Yuji (Nagoya JPX) Kajimura Junichi (Kani JPX) Mori Takaaki (Mie JPX), Method and apparatus for indicating the contact structure of electromagnetic contactor on the housing thereof using lase.
Minetti Richard Henry (Allentown PA) Strickland Robert Walter (Clarendon Hills IL), Method and apparatus for removal of semiconductor chips from hybrid circuits.
Garrett ; Sr. Robert W. (Reading PA) Horning Donald E. (Wyomissing PA) Merkel Dennis L. (Hamburg PA), Method and apparatus for removing dice from a severed wafer.
Duncan Hibbert A. (East Windsor NJ) Ehret Francis J. (North Whitehall Township ; Lehigh County PA) Kahn Sherwin R. (South Brunswick Township ; Middlesex County NJ) Kinney Karen H. (Lawrence Township , Method for automatically identifying semiconductor wafers.
Arjavalingam Gnanalingam (Yorktown Heights NY) Deutsch Alina (Chappaqua NY) Doany Fuad E. (Katonah NY) Furman Bruce K. (Beacon NY) Hunt Donald J. (Pine Bush NY) Narayan Chandrasekhar (Hopewell Juncti, Method for fabricating multi-layer thin film structure having a separation layer.
Zavracky Paul M. (Norwood MA) Zavracky Matthew (Attleboro MA) Vu Duy-Phach (Taunton MA) Dingle Brenda (Mansfield MA), Method for forming three dimensional processor using transferred thin film circuits.
Stern Howard (Greenlawn NY) Yonescu William (Dix Hills NY) Vaiana Joseph (Miller Place NY) Mauro Alex (Wheatley Heights NY 4), Method for obtaining three-dimensional data from multiple parts or devices in a multi-pocketed tray.
Stern Howard ; Yonescu William E. ; Mauro Alex, Method for obtaining three-dimensional data from semiconductor devices in a row/column array and control of manufacturi.
Stern Howard (Greenlawn NY) Yonescu William E. (Smithtown NY) Mauro Alex (Holbrook NY), Method for obtaining three-dimensional data from semiconductor devices in a row/column array and control of manufacturin.
Akram Salman ; Farnworth Warren M. ; Gochnour Derek J. ; Hembree David R. ; Hess Michael E. ; Jacobson John O. ; Wark James M. ; Wood Alan G., Method for using data regarding manufacturing procedures integrated circuits (IC's) have undergone, such as repairs, to.
Inagawa Hideo (Yokohama JPX) Nojo Shigenobu (Kawasaki JPX) Ohsaka Tohru (Yokohama JPX), Method of forming a hole with a laser and an apparatus for forming a hole with a laser.
Unno Hideyuki,JPX ; Itsumi Manabu,JPX ; Ohfuji Shin-ichi,JPX ; Maeda Masahiko,JPX, Method of manufacturing semiconductor device having reinforcing member and method of manufacturing IC card using the device.
Kinsman Larry D. (Boise ID) Laney Steven H. (Boise ID) Jorgensen Wade D. (Boise ID), Method of sealing a ceramic lid on a ceramic semiconductor package with a high-power laser.
Devereaux Kevin M. (Boise ID) Bunn Mark (Boise ID) Higgins Brian (Boise ID), Method of testing individual dies on semiconductor wafers prior to singulation.
Butt Sheldon H. (Godfrey IL) Cherukuri Satyam C. (West Haven CT), Process for producing a hermetically sealed package for an electrical component containing a low amount of oxygen and wa.
Stoffers Mark A. (San Jose CA) Mokorarat Dulyarat (Bangkok CA THX) Peceimer Bradley T. (Fremont CA), Processing of magnetic head flexures with slider elements.
Tayebi Amad (5 Seqouia Rd. Westford MA 01886) Malloy Robert A. (13 King Charles Dr. Londonderry NH 03053), Recovered compact disk and a method and an apparatus for recovery thereof.
Green LaVerne M. (Danbury CT) Vannoni Adrio L. (Redding Ridge CT) Pummell Ivan K. (New Milford CT), Reworking methods and apparatus for surface mounted technology circuit boards.
Adams Victor J. (Tempe AZ) Bennett Paul T. (Phoenix AZ) Hughes Henry G. (Scottsdale AZ) Scofield ; Jr. Brooks L. (Tempe AZ) Stuckey Marilyn J. (Phoenix AZ), Semiconductor wafer level package.
Paik Kyung Wook,KRX ; Kim Jin Su,KRX ; Ko Hyoung Soo,KRX, Stacked semiconductor chip package having external terminal pads and stackable chips having a protection layer.
Ma Qing ; Mu Chun ; Fujimoto Harry ; Carruthers John ; Li Jian ; Pan Chuanbin, Structures and processes for fabricating moisture resistant chip-on-flex packages.
Ito Takatoshi (Asa-Musassh ; Oaza-Nagakute ; Nagukute-cho Kariya JPX) Yoshida Akihiro (Asa-Musassh ; Oaza-Nagakute ; Nagukute-cho Kariya JPX) Shimazaki Kazunori (Asa-Musassh ; Oaza-Nagakute ; Nagukut, Substrate of a hybrid ic, method of forming a circuit pattern and apparatus of forming the same.
Shoki, Tsutomu; Hosoya, Morio, Substrate with multilayer film, reflection type mask blank for exposure, reflection type mask for exposure and production method thereof as well as production method of semiconductor device.
Strasbaugh Alan (825 Buckley Rd. San Luis Obispo CA 93401), Wafer-handling apparatus having a resilient membrane which holds wafer when a vacuum is applied.
Connell, Michael E.; Jiang, Tongbi, Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.